typo: repeated word "package" #232
Assignees
Labels
PFM
Platform related issues
Comments
|
fixed in #240 |
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this issue
Oct 3, 2023
09f1967 Merge pull request Xilinx#313 from dbee/resampler-static-assert 60bd8eb Updated copyright tags 928c6c2 remove redundant code/comments e7c1b4f Fix resampler static assert for floats 4b7905a Merge pull request Xilinx#311 from changg/add_L1_metadata 42c50d3 Merge pull request Xilinx#312 from uvimalku/docs_update2 4488144 Add link to constraints 586bfbd add L1 metadata for PL 5d02f14 Merge pull request Xilinx#309 from mlechtan/next 884290c Fixing docs links & labels 7e4d9bc Merge pull request Xilinx#308 from mlechtan/next 148b658 Updating api.json and graph's doxygen description. 2cd2000 Merge pull request Xilinx#307 from mlechtan/doc_update e8e8c7d Merge branch 'next' into doc_update 228e2e1 Updating docs ffef78a Merge pull request Xilinx#306 from uvimalku/docs_update2 ddef4fe Merge branch 'next' into docs_update2 cf77115 restructure rst docs 2ffd146 Merge pull request Xilinx#304 from leol/add-api-json 286bb2e Add comment for public API to extract api.json efab4aa Merge pull request Xilinx#303 from mlechtan/next bf3039a Update index.rst d51401e Merge pull request Xilinx#301 from mlechtan/csv_update 9452794 Update L2 FFT benchmarks 484879d Merge pull request Xilinx#297 from mlechtan/fft_cases 68b463c Merge pull request Xilinx#299 from mlechtan/csv_update e4ca146 Update L2 CSV benchmarks 88570b3 Updating max_memory setting for 64k FFT case c07a701 Merge pull request Xilinx#298 from gordono/next 92b4610 fix for tap copy in testbench ADL-1093 associated ca8eaba Modify table formatting df9c7d2 Fixing 8k typo 10d996e Adding FFT cases up to 64k a6376a4 Merge pull request Xilinx#295 from mlechtan/copyright_2022 4f522cb Merge pull request Xilinx#294 from mlechtan/next 3401efa Updating copyright year to 2022 ab9e5ed Fixing testcase typo d500381 Regenerating makefiles b405a27 Fix to FIRs static_assert re number of iterations NITER % 2 39e451f Fix for FIR Resampler's streaming arch init stage. f0be537 Fixes for FIRs streaming arch with cint32 data & cint32 coeffs. 65b68b1 Merge pull request Xilinx#292 from uvimalku/modify-fir-common-traits 45652dc Modify max tap length for fir_decimate_hb float/float 8e88476 Merge pull request Xilinx#288 from uvimalku/fir_sr_asym_updates f217524 Merge pull request Xilinx#290 from gordono/next 285c5b7 Add files via upload e60dbd9 Update dsp-lib-func.rst b1a184b Merge pull request Xilinx#289 from uvimalku/fir_decimate_asym_constraints d06e287 Merge pull request Xilinx#287 from mlechtan/next b7f6f0c Add constraint for window size and tap length 9d6dbf5 Remove bug with larger tap lengths for cint16 coeff type 26515ee Docs update: filling testbench parameters. 5e3acff Docs update: DSP Library overview in the index. bd5395f Merge pull request Xilinx#285 from mlechtan/next 2513cff Updating docs. Removing using-examples. Adding details and hopefully some clarity to dsp-lib-func. 2fe3b43 Merge pull request Xilinx#284 from mlechtan/next ac22243 Updated api.json comments. cbee8eb Merge pull request Xilinx#281 from mlechtan/next dbfe9a0 Merge pull request Xilinx#282 from changg/fix_json 09868b0 fix json 357faab Merge branch 'FaaSApps:next' into next fa1b201 Adding static_asert for incorrect iteration number when reloadable coeffs are used 0542b93 Add a testcase to USE_CUSTOM_CONSTRAINT aa1e462 Add testbench option USE_CUSTOM_CONSTRAINT to overwrite defaults. 92e9ff5 Consolidate FIRs FIFO depth. - Add/expand access functions to set constraints. ec01c57 Typo fix 9bde10d Merge pull request Xilinx#278 from mlechtan/next d527be9 Resampler bug fixes f1cc195 Merge pull request Xilinx#280 from changg/mv_dep 1d1127d fix description.json 5ba08f4 FIFO depth updates: - add getInNet and getIn2Net access functions. - adding USE_CUSTOM_FIFO option to overwrite default calculation using the access functions. Plus a testcase that exercises this option. 4bd22a9 Merge pull request Xilinx#277 from mlechtan/next d2f36c3 FFT Doxygen update. Adding FFT Group that covers fft class and template specialization. 3507584 Merge pull request Xilinx#276 from FaaSApps/mlechtan-max_fir_update c9370c1 Update dsp-lib-func.rst 4dc200c Update dsp-lib-func.rst 0a7e332 Update dsp-lib-func.rst f2ba50f Merge pull request Xilinx#274 from gordono/next 812456c Update dsp-lib-func.rst 41fc16b Update benchmark.rst 4f49206 Merge pull request Xilinx#272 from gordono/next b6ceee1 Update dsp-lib-func.rst 44cc998 Update release.rst 77ada6b Update dsp-lib-func.rst 4d38a9a Add files via upload fb8b096 Merge pull request Xilinx#270 from gordono/next 0659fbe Update dsp-lib-func.rst d87e1fb Merge pull request Xilinx#265 from yuanqian/next 89bfe8e Update dsp-lib-func.rst c3e94ee Update dsp-lib-func.rst 782617e Merge pull request Xilinx#3 from FaaSApps/next 27f2bf8 Merge pull request Xilinx#266 from gordono/next ad793a2 Update dsp-lib-func.rst cd06293 remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 80cf3f0 Merge pull request Xilinx#186 from dbee/description-update 9b616f6 Merge pull request Xilinx#263 from gordono/next a9e3d98 Update dsp-lib-func.rst d624ce5 Update dsp-lib-func.rst 6dbde64 Merge pull request Xilinx#261 from mlechtan/next 126b271 Updating API reference calls to an updated FFT graph 7b023f2 Merge pull request Xilinx#260 from liyuanz/replace_cflags a845675 replace cflags with clflags 9984a20 Merge pull request Xilinx#259 from mlechtan/api_l2 95745e2 Merge pull request Xilinx#258 from mlechtan/next e41d620 Adding L2 api.json ba5216c Merge branch 'FaaSApps:next' into next a662f60 FFT graph updates. Consolidating on port_array usge. Tidy up, updating doxygen comments. f86c2c2 Merge pull request Xilinx#257 from mlechtan/next 2e52ee6 Adding graph_utils fe1cc93 Merge pull request Xilinx#254 from dbee/ssr-script-fix-for-int16 23a2b46 FIR's graph updates. Reworking conditional ports & arrays into a standarized manner. Consolidation on documenting template parameters for new features. Making unneccessary public members private. Tidy up, removing large sections of commented out code. d67e5cd Update dsp-lib-func.rst 424433c Merge branch 'FaaSApps:next' into description-update 11328fe int16 fix 36a296f Merge pull request Xilinx#253 from uvimalku/diff_tolerance 7d73404 merge with latest 0f29d61 Added cc_tolerance to diff.tcl and related json file changes bc634f1 Modify 1D FFT API (Xilinx#199) cc41c15 Merge pull request Xilinx#251 from gordono/new_fft_location_constraints 23b488a adding new fft location constraints cd062c8 Merge pull request Xilinx#250 from mlechtan/next ad8508e Update dsp-lib-func.rst f375729 Fix for FFT performance. Introducing secondary Radix4 pointer to ease compiler pipelining. b791ab5 Update dsp-lib-func.rst 69d9dba Update dsp-lib-func.rst a3b01cd Merge pull request #2 from FaaSApps/next 1e1fba1 Merge pull request Xilinx#249 from dbee/mat-mult-fixes 0d67c66 migrate from perforce c225563 Merge pull request Xilinx#247 from dbee/Adding-tests 93ce47b Oops, changed the wrong json file f167cb9 Merge pull request Xilinx#248 from gordono/next 25fdf11 Merge branch 'FaaSApps:next' into next 875f437 Add a higher factor fractional decimation rate eb8ab62 Merge pull request Xilinx#245 from mlechtan/next dc28578 Merge pull request Xilinx#246 from dbee/SSR-bugfix 797b972 Update index.rst 2d48bab Update conf.py f8dd2e9 fixes for correct number of samples in SSR configs 5d80254 Merge pull request Xilinx#14 from mlechtan/remove_batch_results 0d80bab Update dsp-lib-func.rst bbcb33e Delete L2/tests/aie/batch_results directory 2e936e4 FFT consolidation on ssr_split_zip script usage 27509fa Update api-reference.rst 93e3782 Update release.rst 84def6a Merge pull request #1 from FaaSApps/next 418800e Merge pull request Xilinx#244 from mlechtan/next 8265c9e Tweak for "large" fir testcase bd4673c Consolidating FIR testcases. 904922c Adding UPSHIFT_CT to status file befa514 Performance optimization with fixed register allocation 6c39d9e Fixing reference models interleave pattern, replacing multiple template specializations with std::conditionals. 2ede086 add ssr testcase back in 4d59816 Makefile changes for SSR param to be sent correctly 1f24739 Merge pull request Xilinx#239 from dbee/resampler-updates 9d2348c Remove duplicate defines 60f0dd5 Remove duplicate defines 8f56466 Update windowed cases to use reasonable window size e85bddc Merge pull request Xilinx#14 from FaaSApps/just-merge 21e62a7 Merge branch 'resampler-updates' into just-merge 160b153 Merge pull request Xilinx#240 from mlechtan/next 09f75f9 Regenerate Makefiles to pick up latest description.json updates dc8b174 Consolidating pre/post launch steps to use ssr_split_zip script. General tidy up in description.json. 880d71f Moving FIRs from simulation::platform to PLIO 0754e7b Merge pull request Xilinx#238 from mlechtan/next f5cd22f Replacing conditional port classes with std::conditional cc9e230 Makefile changes for resampler 6c16947 Adding deprecation notice e16863e Swapping widget's input interleave pattern to 128-bit 3548832 Deprecation warning for fractional interpolator d7d177e multiple data types with wndows and PLIO usage 842f4f3 Merge pull request Xilinx#237 from mlechtan/next d738bec Correcting reference model x86sim params b9ef36b Adding ssr_split_zip to description.json. a474093 Correcting x86sim output directories 663a68a Moving widget real2complex testbench to PLIO 58cad46 Moving widget to PLIO, plus description.json tidy up. 9f76490 Fix for multiple window output clones 5042c51 Merge pull request Xilinx#236 from mlechtan/next 276d835 Fixing x86sim output directory references 3d0db64 Updating x86sim with ssr_split_zip.pl dd57faf Merge branch 'next' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into next d3bb9cb Updating description.json with ssr_split_zip.pl script 5798311 Fixing undefined UUT_SSR fde989c Removing testcase that times out. 49f5aa2 Updating Makefiles with a fix for make all e7e5873 Updating gitignore with Work dirs. f103c17 Merge branch 'FaaSApps:next' into next 43eb65a Reducing single rate FIR coeff register usage slightly. a0ee243 Replace C restrict with C++ __restrict. Consolidation on inline. Tidy up 462b568 Remocing obsolete file. a6f9948 Fix for FFT's x86sim with multi-kernel designs. ff77188 Adding type support for DDS/Mixer 538d5ac Merge pull request Xilinx#234 from liyuanz/replace_blacklist d6a2ecd Merge pull request Xilinx#232 from mlechtan/next 9bbdf31 Merge pull request Xilinx#235 from uvimalku/Streaming_FIR_Decimate_Sym 235b6ae Added Streaming Interface to Fir Decimate Sym 51b2d03 Merge pull request Xilinx#233 from uvimalku/Streaming_Fir_Interpolate_Hb a70b033 replace whiltelist/blacklist to allowlist/blocklist 9485bb9 Modified Reference Model c7ac751 Remove PORT_AI template parameter for USE_CHAIN=1 8a6f469 Merge pull request Xilinx#221 from changg/fix_versal_trade c62d086 Merge pull request Xilinx#231 from mlechtan/example_makefile 5f87b58 Fix merge typo 427a554 Defining graph's iteration number, instead of relying on compiler option. 6786e21 FIR Resampler streaming architecture support for multi-kernel designs. 617a94b Adding Vitis compliant description.json and Makefile 6412a74 Merge pull request Xilinx#228 from liyuanz/next 5a10251 increase time b882e76 Added Streaming Interface to Fir Interpolate Hb a80694a Merge pull request Xilinx#226 from uvimalku/next 4c50021 Added Tests for Streaming Interface to Fir Interpolate Asym 7a59062 Added Streaming Interface to Fir Interpolate Asym 33404f7 Merge pull request Xilinx#225 from mlechtan/next 4728288 Removing misconstructed sim_option fb4027e Merge pull request Xilinx#12 from mlechtan/description_update_adl_722 2a9363a Merge branch 'next' into description_update_adl_722 30df1bf Adding extra parameters to Makefile, plus tidy up. Removing obsolete options. 6dafb64 Merge pull request Xilinx#223 from dbee/fir_sr_asym-dual-stream-bugfix 3f5112c Merge pull request Xilinx#224 from uvimalku/next 378f0c1 Stop using max function which is problematic vs tcl version 2a4235b Bug fixes regarding dual stream in/output fbbf5c5 Added Streaming Interfaces to Fir Decimate Hb 198e330 Merge pull request Xilinx#222 from dbee/fir_sr_asym-ssr-updates 4f30e50 avoid permissions issues on split_zip by calling perl 7d13bc7 DDS Platform change and FIR SSR convention naming change (dual ports) d1b6209 Update script calls with SSR and have defult SSR on all FIRs afd903f add ssr testcase 85d93ec Intended makefile changes for SSR e095968 Initial updates direct from perforce - without makefile enable yet 5aace4d Merge pull request Xilinx#13 from FaaSApps/next 33eb2cc replace Versal |trade| with Versal |reg| in the RST file cdfadd9 Merge pull request Xilinx#218 from mlechtan/next 53b9738 Removing "main:noodle.optim.olbb=20" from compilation. Plus, regen Makefile. 084f734 Adding --stop-on-deadlock option to x86sim run. aa65af3 Fix for PLIO input gen when data type > 32-bit c76c3af Adding FIR resampler streaming architecture. 5ff150c Merge pull request Xilinx#216 from changg/fix_versal_hwemu 59cb206 fix 44b10ef Align the way of using disble_auto_rewind config (Xilinx#215) 4d43ba2 Merge pull request Xilinx#213 from liyuanz/next c5b8f64 update Makefile 1722e3f Merge pull request Xilinx#212 from liyuanz/replace_targets 2350610 update targes e5aab14 Merge pull request Xilinx#211 from mlechtan/next 509da5d Tidy up of tcl scripts. ddd6f4d Merge pull request Xilinx#11 from FaaSApps/next b8af65d Merge pull request Xilinx#209 from mlechtan/next 3738669 Regen Makefile bf5cd08 Extending stack allocation to accomodate FIR lengths up to 2k. 7650c6a Adding support architecture for streaming interfaces to FIR Resampler. c35dafb Merge pull request Xilinx#208 from mlechtan/next ec856bb Merge pull request Xilinx#11 from FaaSApps/next 9bce9fe Fixing clang-formatting 32f891c Adding PATTERN parameter to widget tests, plus a new testcase. a599c22 Merge pull request Xilinx#207 from mlechtan/next 7e2f50f Updating gen_input's argument list with data type distinction f9e4108 Merge branch 'next' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into next 139124c Removing obsolete --device option. Regenerating Makefiles + utils.mk c60355a Merge pull request Xilinx#203 from mlechtan/next 48863ed Merge branch 'next' into next 5f243ee Typo fix 5fbc0a5 Merge pull request Xilinx#204 from mlechtan/fir_decimate_asym 7fae79d Fixing args list passed to pre/post build stages. fdd5bf4 Switch input generation to 32-bit PLIO format e60f0fa Merge branch 'fir_decimate_asym' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into fir_decimate_asym d91beb7 Adding input file parameters 5904744 Temporarily re-adding until Resampler FIR merged 35a6d15 Typo fix 7c0abd8 Adding streaming architecture to FIR Decimate Asym a23d4dd Replacing location constraint define macro with constexpr condition. 9993dd3 Adding API_IO and PARALLEL_POWER parameters. Updating FFT TB to use PLIO class, instead of depreceted simulation::platform. 46d9213 Streaming write/read functions overloads added with references to low-level intrinsics, to allow parallel operations on 2 streams. Widget updates to use the paralleled functions. f1bf044 Correcting r2comb twiddle table size. Changing SSR format out of FFT to sample-wise Addition of multiple frames per window in SSR. Also, rejig of ref model to use samplewise ssr. 86891b3 update mk for aws board farm running (Xilinx#202) f609d21 remove redundant test case in 1D-FFT (Xilinx#196) 873c6d6 Merge pull request Xilinx#193 from mlechtan/next f6cfb8c Adding testcases for recently added features. e74a746 Fix for CR-1117090 (Xilinx#192) 55820ee Merge pull request Xilinx#190 from mlechtan/next 69b963c Adding PORT_API define macro default. 11067ab Performance boost for stream architecture of single rate FIR. Adding support for cint32/cint32. 74caa4d Adding define macro for inline/noinline. e602429 Extending supported range of FIR length up to 8k (max length depends on data/coeff combo and window size)., Available on single rate FIRs and Decimators. 65285d0 Merge pull request Xilinx#9 from FaaSApps/next 3bf60f0 Fix interface pragma typos (Xilinx#189) 679be2c Removing xchss noodle olbb option, to fix "no valid patterns for 'store(WSSMEM_tlast[t01u], w32)'" 1fbe017 Fix fir single rate symmetric FIR multiple output streams. 40959bb Fix for single rate symmetric FIR simulation hang with reloadable coeffs. 1d77f3b Merge pull request Xilinx#10 from dbee/next 0a6b029 update file source list to include kernel source code for caseFilter 75b2924 Merge pull request Xilinx#9 from FaaSApps/next 5741502 Merge pull request Xilinx#185 from dbee/dds_mixer_ssr 13cf02e change 2021.2_stable_latest to 2022.1_stable_latest 327bc39 update harvesting scripts for DDS SSR b600834 adding tests to use new features c37337f Fix for "no valid patterns for 'store(WSSMEM_tlast[t01u], w32)'" 37c91ab intended makefile changes bbba3a1 ssr changes initial commit 09890d4 Merge pull request Xilinx#8 from FaaSApps/next Co-authored-by: sdausr <sdausr@xilinx.com>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
https://github.com/Xilinx/Vitis-Tutorials/blob/2021.2/Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/step2.md
dnf is for package package management
The text was updated successfully, but these errors were encountered: