PFM/D/KV260: Update workflow diagram #308
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
Hi @sven2314 , in the new SVG, "AMD official use only" is not required. Could you remove this label in the SVG? |
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this pull request
Oct 3, 2023
09f1967 Merge pull request Xilinx#313 from dbee/resampler-static-assert 60bd8eb Updated copyright tags 928c6c2 remove redundant code/comments e7c1b4f Fix resampler static assert for floats 4b7905a Merge pull request Xilinx#311 from changg/add_L1_metadata 42c50d3 Merge pull request Xilinx#312 from uvimalku/docs_update2 4488144 Add link to constraints 586bfbd add L1 metadata for PL 5d02f14 Merge pull request Xilinx#309 from mlechtan/next 884290c Fixing docs links & labels 7e4d9bc Merge pull request Xilinx#308 from mlechtan/next 148b658 Updating api.json and graph's doxygen description. 2cd2000 Merge pull request Xilinx#307 from mlechtan/doc_update e8e8c7d Merge branch 'next' into doc_update 228e2e1 Updating docs ffef78a Merge pull request Xilinx#306 from uvimalku/docs_update2 ddef4fe Merge branch 'next' into docs_update2 cf77115 restructure rst docs 2ffd146 Merge pull request Xilinx#304 from leol/add-api-json 286bb2e Add comment for public API to extract api.json efab4aa Merge pull request Xilinx#303 from mlechtan/next bf3039a Update index.rst d51401e Merge pull request Xilinx#301 from mlechtan/csv_update 9452794 Update L2 FFT benchmarks 484879d Merge pull request Xilinx#297 from mlechtan/fft_cases 68b463c Merge pull request Xilinx#299 from mlechtan/csv_update e4ca146 Update L2 CSV benchmarks 88570b3 Updating max_memory setting for 64k FFT case c07a701 Merge pull request Xilinx#298 from gordono/next 92b4610 fix for tap copy in testbench ADL-1093 associated ca8eaba Modify table formatting df9c7d2 Fixing 8k typo 10d996e Adding FFT cases up to 64k a6376a4 Merge pull request Xilinx#295 from mlechtan/copyright_2022 4f522cb Merge pull request Xilinx#294 from mlechtan/next 3401efa Updating copyright year to 2022 ab9e5ed Fixing testcase typo d500381 Regenerating makefiles b405a27 Fix to FIRs static_assert re number of iterations NITER % 2 39e451f Fix for FIR Resampler's streaming arch init stage. f0be537 Fixes for FIRs streaming arch with cint32 data & cint32 coeffs. 65b68b1 Merge pull request Xilinx#292 from uvimalku/modify-fir-common-traits 45652dc Modify max tap length for fir_decimate_hb float/float 8e88476 Merge pull request Xilinx#288 from uvimalku/fir_sr_asym_updates f217524 Merge pull request Xilinx#290 from gordono/next 285c5b7 Add files via upload e60dbd9 Update dsp-lib-func.rst b1a184b Merge pull request Xilinx#289 from uvimalku/fir_decimate_asym_constraints d06e287 Merge pull request Xilinx#287 from mlechtan/next b7f6f0c Add constraint for window size and tap length 9d6dbf5 Remove bug with larger tap lengths for cint16 coeff type 26515ee Docs update: filling testbench parameters. 5e3acff Docs update: DSP Library overview in the index. bd5395f Merge pull request Xilinx#285 from mlechtan/next 2513cff Updating docs. Removing using-examples. Adding details and hopefully some clarity to dsp-lib-func. 2fe3b43 Merge pull request Xilinx#284 from mlechtan/next ac22243 Updated api.json comments. cbee8eb Merge pull request Xilinx#281 from mlechtan/next dbfe9a0 Merge pull request Xilinx#282 from changg/fix_json 09868b0 fix json 357faab Merge branch 'FaaSApps:next' into next fa1b201 Adding static_asert for incorrect iteration number when reloadable coeffs are used 0542b93 Add a testcase to USE_CUSTOM_CONSTRAINT aa1e462 Add testbench option USE_CUSTOM_CONSTRAINT to overwrite defaults. 92e9ff5 Consolidate FIRs FIFO depth. - Add/expand access functions to set constraints. ec01c57 Typo fix 9bde10d Merge pull request Xilinx#278 from mlechtan/next d527be9 Resampler bug fixes f1cc195 Merge pull request Xilinx#280 from changg/mv_dep 1d1127d fix description.json 5ba08f4 FIFO depth updates: - add getInNet and getIn2Net access functions. - adding USE_CUSTOM_FIFO option to overwrite default calculation using the access functions. Plus a testcase that exercises this option. 4bd22a9 Merge pull request Xilinx#277 from mlechtan/next d2f36c3 FFT Doxygen update. Adding FFT Group that covers fft class and template specialization. 3507584 Merge pull request Xilinx#276 from FaaSApps/mlechtan-max_fir_update c9370c1 Update dsp-lib-func.rst 4dc200c Update dsp-lib-func.rst 0a7e332 Update dsp-lib-func.rst f2ba50f Merge pull request Xilinx#274 from gordono/next 812456c Update dsp-lib-func.rst 41fc16b Update benchmark.rst 4f49206 Merge pull request Xilinx#272 from gordono/next b6ceee1 Update dsp-lib-func.rst 44cc998 Update release.rst 77ada6b Update dsp-lib-func.rst 4d38a9a Add files via upload fb8b096 Merge pull request Xilinx#270 from gordono/next 0659fbe Update dsp-lib-func.rst d87e1fb Merge pull request Xilinx#265 from yuanqian/next 89bfe8e Update dsp-lib-func.rst c3e94ee Update dsp-lib-func.rst 782617e Merge pull request Xilinx#3 from FaaSApps/next 27f2bf8 Merge pull request Xilinx#266 from gordono/next ad793a2 Update dsp-lib-func.rst cd06293 remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 80cf3f0 Merge pull request Xilinx#186 from dbee/description-update 9b616f6 Merge pull request Xilinx#263 from gordono/next a9e3d98 Update dsp-lib-func.rst d624ce5 Update dsp-lib-func.rst 6dbde64 Merge pull request Xilinx#261 from mlechtan/next 126b271 Updating API reference calls to an updated FFT graph 7b023f2 Merge pull request Xilinx#260 from liyuanz/replace_cflags a845675 replace cflags with clflags 9984a20 Merge pull request Xilinx#259 from mlechtan/api_l2 95745e2 Merge pull request Xilinx#258 from mlechtan/next e41d620 Adding L2 api.json ba5216c Merge branch 'FaaSApps:next' into next a662f60 FFT graph updates. Consolidating on port_array usge. Tidy up, updating doxygen comments. f86c2c2 Merge pull request Xilinx#257 from mlechtan/next 2e52ee6 Adding graph_utils fe1cc93 Merge pull request Xilinx#254 from dbee/ssr-script-fix-for-int16 23a2b46 FIR's graph updates. Reworking conditional ports & arrays into a standarized manner. Consolidation on documenting template parameters for new features. Making unneccessary public members private. Tidy up, removing large sections of commented out code. d67e5cd Update dsp-lib-func.rst 424433c Merge branch 'FaaSApps:next' into description-update 11328fe int16 fix 36a296f Merge pull request Xilinx#253 from uvimalku/diff_tolerance 7d73404 merge with latest 0f29d61 Added cc_tolerance to diff.tcl and related json file changes bc634f1 Modify 1D FFT API (Xilinx#199) cc41c15 Merge pull request Xilinx#251 from gordono/new_fft_location_constraints 23b488a adding new fft location constraints cd062c8 Merge pull request Xilinx#250 from mlechtan/next ad8508e Update dsp-lib-func.rst f375729 Fix for FFT performance. Introducing secondary Radix4 pointer to ease compiler pipelining. b791ab5 Update dsp-lib-func.rst 69d9dba Update dsp-lib-func.rst a3b01cd Merge pull request #2 from FaaSApps/next 1e1fba1 Merge pull request Xilinx#249 from dbee/mat-mult-fixes 0d67c66 migrate from perforce c225563 Merge pull request Xilinx#247 from dbee/Adding-tests 93ce47b Oops, changed the wrong json file f167cb9 Merge pull request Xilinx#248 from gordono/next 25fdf11 Merge branch 'FaaSApps:next' into next 875f437 Add a higher factor fractional decimation rate eb8ab62 Merge pull request Xilinx#245 from mlechtan/next dc28578 Merge pull request Xilinx#246 from dbee/SSR-bugfix 797b972 Update index.rst 2d48bab Update conf.py f8dd2e9 fixes for correct number of samples in SSR configs 5d80254 Merge pull request Xilinx#14 from mlechtan/remove_batch_results 0d80bab Update dsp-lib-func.rst bbcb33e Delete L2/tests/aie/batch_results directory 2e936e4 FFT consolidation on ssr_split_zip script usage 27509fa Update api-reference.rst 93e3782 Update release.rst 84def6a Merge pull request #1 from FaaSApps/next 418800e Merge pull request Xilinx#244 from mlechtan/next 8265c9e Tweak for "large" fir testcase bd4673c Consolidating FIR testcases. 904922c Adding UPSHIFT_CT to status file befa514 Performance optimization with fixed register allocation 6c39d9e Fixing reference models interleave pattern, replacing multiple template specializations with std::conditionals. 2ede086 add ssr testcase back in 4d59816 Makefile changes for SSR param to be sent correctly 1f24739 Merge pull request Xilinx#239 from dbee/resampler-updates 9d2348c Remove duplicate defines 60f0dd5 Remove duplicate defines 8f56466 Update windowed cases to use reasonable window size e85bddc Merge pull request Xilinx#14 from FaaSApps/just-merge 21e62a7 Merge branch 'resampler-updates' into just-merge 160b153 Merge pull request Xilinx#240 from mlechtan/next 09f75f9 Regenerate Makefiles to pick up latest description.json updates dc8b174 Consolidating pre/post launch steps to use ssr_split_zip script. General tidy up in description.json. 880d71f Moving FIRs from simulation::platform to PLIO 0754e7b Merge pull request Xilinx#238 from mlechtan/next f5cd22f Replacing conditional port classes with std::conditional cc9e230 Makefile changes for resampler 6c16947 Adding deprecation notice e16863e Swapping widget's input interleave pattern to 128-bit 3548832 Deprecation warning for fractional interpolator d7d177e multiple data types with wndows and PLIO usage 842f4f3 Merge pull request Xilinx#237 from mlechtan/next d738bec Correcting reference model x86sim params b9ef36b Adding ssr_split_zip to description.json. a474093 Correcting x86sim output directories 663a68a Moving widget real2complex testbench to PLIO 58cad46 Moving widget to PLIO, plus description.json tidy up. 9f76490 Fix for multiple window output clones 5042c51 Merge pull request Xilinx#236 from mlechtan/next 276d835 Fixing x86sim output directory references 3d0db64 Updating x86sim with ssr_split_zip.pl dd57faf Merge branch 'next' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into next d3bb9cb Updating description.json with ssr_split_zip.pl script 5798311 Fixing undefined UUT_SSR fde989c Removing testcase that times out. 49f5aa2 Updating Makefiles with a fix for make all e7e5873 Updating gitignore with Work dirs. f103c17 Merge branch 'FaaSApps:next' into next 43eb65a Reducing single rate FIR coeff register usage slightly. a0ee243 Replace C restrict with C++ __restrict. Consolidation on inline. Tidy up 462b568 Remocing obsolete file. a6f9948 Fix for FFT's x86sim with multi-kernel designs. ff77188 Adding type support for DDS/Mixer 538d5ac Merge pull request Xilinx#234 from liyuanz/replace_blacklist d6a2ecd Merge pull request Xilinx#232 from mlechtan/next 9bbdf31 Merge pull request Xilinx#235 from uvimalku/Streaming_FIR_Decimate_Sym 235b6ae Added Streaming Interface to Fir Decimate Sym 51b2d03 Merge pull request Xilinx#233 from uvimalku/Streaming_Fir_Interpolate_Hb a70b033 replace whiltelist/blacklist to allowlist/blocklist 9485bb9 Modified Reference Model c7ac751 Remove PORT_AI template parameter for USE_CHAIN=1 8a6f469 Merge pull request Xilinx#221 from changg/fix_versal_trade c62d086 Merge pull request Xilinx#231 from mlechtan/example_makefile 5f87b58 Fix merge typo 427a554 Defining graph's iteration number, instead of relying on compiler option. 6786e21 FIR Resampler streaming architecture support for multi-kernel designs. 617a94b Adding Vitis compliant description.json and Makefile 6412a74 Merge pull request Xilinx#228 from liyuanz/next 5a10251 increase time b882e76 Added Streaming Interface to Fir Interpolate Hb a80694a Merge pull request Xilinx#226 from uvimalku/next 4c50021 Added Tests for Streaming Interface to Fir Interpolate Asym 7a59062 Added Streaming Interface to Fir Interpolate Asym 33404f7 Merge pull request Xilinx#225 from mlechtan/next 4728288 Removing misconstructed sim_option fb4027e Merge pull request Xilinx#12 from mlechtan/description_update_adl_722 2a9363a Merge branch 'next' into description_update_adl_722 30df1bf Adding extra parameters to Makefile, plus tidy up. Removing obsolete options. 6dafb64 Merge pull request Xilinx#223 from dbee/fir_sr_asym-dual-stream-bugfix 3f5112c Merge pull request Xilinx#224 from uvimalku/next 378f0c1 Stop using max function which is problematic vs tcl version 2a4235b Bug fixes regarding dual stream in/output fbbf5c5 Added Streaming Interfaces to Fir Decimate Hb 198e330 Merge pull request Xilinx#222 from dbee/fir_sr_asym-ssr-updates 4f30e50 avoid permissions issues on split_zip by calling perl 7d13bc7 DDS Platform change and FIR SSR convention naming change (dual ports) d1b6209 Update script calls with SSR and have defult SSR on all FIRs afd903f add ssr testcase 85d93ec Intended makefile changes for SSR e095968 Initial updates direct from perforce - without makefile enable yet 5aace4d Merge pull request Xilinx#13 from FaaSApps/next 33eb2cc replace Versal |trade| with Versal |reg| in the RST file cdfadd9 Merge pull request Xilinx#218 from mlechtan/next 53b9738 Removing "main:noodle.optim.olbb=20" from compilation. Plus, regen Makefile. 084f734 Adding --stop-on-deadlock option to x86sim run. aa65af3 Fix for PLIO input gen when data type > 32-bit c76c3af Adding FIR resampler streaming architecture. 5ff150c Merge pull request Xilinx#216 from changg/fix_versal_hwemu 59cb206 fix 44b10ef Align the way of using disble_auto_rewind config (Xilinx#215) 4d43ba2 Merge pull request Xilinx#213 from liyuanz/next c5b8f64 update Makefile 1722e3f Merge pull request Xilinx#212 from liyuanz/replace_targets 2350610 update targes e5aab14 Merge pull request Xilinx#211 from mlechtan/next 509da5d Tidy up of tcl scripts. ddd6f4d Merge pull request Xilinx#11 from FaaSApps/next b8af65d Merge pull request Xilinx#209 from mlechtan/next 3738669 Regen Makefile bf5cd08 Extending stack allocation to accomodate FIR lengths up to 2k. 7650c6a Adding support architecture for streaming interfaces to FIR Resampler. c35dafb Merge pull request Xilinx#208 from mlechtan/next ec856bb Merge pull request Xilinx#11 from FaaSApps/next 9bce9fe Fixing clang-formatting 32f891c Adding PATTERN parameter to widget tests, plus a new testcase. a599c22 Merge pull request Xilinx#207 from mlechtan/next 7e2f50f Updating gen_input's argument list with data type distinction f9e4108 Merge branch 'next' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into next 139124c Removing obsolete --device option. Regenerating Makefiles + utils.mk c60355a Merge pull request Xilinx#203 from mlechtan/next 48863ed Merge branch 'next' into next 5f243ee Typo fix 5fbc0a5 Merge pull request Xilinx#204 from mlechtan/fir_decimate_asym 7fae79d Fixing args list passed to pre/post build stages. fdd5bf4 Switch input generation to 32-bit PLIO format e60f0fa Merge branch 'fir_decimate_asym' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into fir_decimate_asym d91beb7 Adding input file parameters 5904744 Temporarily re-adding until Resampler FIR merged 35a6d15 Typo fix 7c0abd8 Adding streaming architecture to FIR Decimate Asym a23d4dd Replacing location constraint define macro with constexpr condition. 9993dd3 Adding API_IO and PARALLEL_POWER parameters. Updating FFT TB to use PLIO class, instead of depreceted simulation::platform. 46d9213 Streaming write/read functions overloads added with references to low-level intrinsics, to allow parallel operations on 2 streams. Widget updates to use the paralleled functions. f1bf044 Correcting r2comb twiddle table size. Changing SSR format out of FFT to sample-wise Addition of multiple frames per window in SSR. Also, rejig of ref model to use samplewise ssr. 86891b3 update mk for aws board farm running (Xilinx#202) f609d21 remove redundant test case in 1D-FFT (Xilinx#196) 873c6d6 Merge pull request Xilinx#193 from mlechtan/next f6cfb8c Adding testcases for recently added features. e74a746 Fix for CR-1117090 (Xilinx#192) 55820ee Merge pull request Xilinx#190 from mlechtan/next 69b963c Adding PORT_API define macro default. 11067ab Performance boost for stream architecture of single rate FIR. Adding support for cint32/cint32. 74caa4d Adding define macro for inline/noinline. e602429 Extending supported range of FIR length up to 8k (max length depends on data/coeff combo and window size)., Available on single rate FIRs and Decimators. 65285d0 Merge pull request Xilinx#9 from FaaSApps/next 3bf60f0 Fix interface pragma typos (Xilinx#189) 679be2c Removing xchss noodle olbb option, to fix "no valid patterns for 'store(WSSMEM_tlast[t01u], w32)'" 1fbe017 Fix fir single rate symmetric FIR multiple output streams. 40959bb Fix for single rate symmetric FIR simulation hang with reloadable coeffs. 1d77f3b Merge pull request Xilinx#10 from dbee/next 0a6b029 update file source list to include kernel source code for caseFilter 75b2924 Merge pull request Xilinx#9 from FaaSApps/next 5741502 Merge pull request Xilinx#185 from dbee/dds_mixer_ssr 13cf02e change 2021.2_stable_latest to 2022.1_stable_latest 327bc39 update harvesting scripts for DDS SSR b600834 adding tests to use new features c37337f Fix for "no valid patterns for 'store(WSSMEM_tlast[t01u], w32)'" 37c91ab intended makefile changes bbba3a1 ssr changes initial commit 09890d4 Merge pull request Xilinx#8 from FaaSApps/next Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this pull request
Oct 3, 2023
6dfe46d Merge pull request Xilinx#344 from changg/fix_cr1128852 90e6901 fix CR-1128852 8d372c8 Merge pull request Xilinx#342 from Zhenhong/next 415b846 Merge pull request Xilinx#341 from sibow/next 4f1a8a2 change platform for L2 and L1 e7fd42b add result check 76ef1f8 update overview 34d4e0b update overview 75b958d Merge pull request Xilinx#337 from Zhenhong/next 5ece73d update tutorial b51d442 Merge pull request Xilinx#336 from Zhenhong/next c69f5e8 update readme and release notes ed1f6d8 Merge pull request Xilinx#335 from Zhenhong/next f92f99a fix wrong connectivity (Xilinx#334) 58e50b7 disable vck190 platform in regression/linearRegressionSGDTrain and clustering/kmeans due to timming issue b3d348a Merge pull request Xilinx#332 from Zhenhong/next a9a863d Merge remote-tracking branch 'upstream/next' into next db29e29 update Makefile to fix missing LD_LIBRARY_PATH in hw issue(CR-1128335) a311d95 Merge pull request Xilinx#317 from shengl/next-tutorial a3cb814 Merge pull request Xilinx#330 from shengl/next-fix-CR-1127528 b1a5fe2 Update demo_start.py 07c8b6e Update demo_start.py ffdff1e fix golden value check ae2248e � 8ff83eb Fix u50build crs (Xilinx#329) b648d94 fix hw build and host error (Xilinx#328) be919b6 fix error in gradient calculation (Xilinx#327) e0f566a Merge pull request Xilinx#323 from shengl/next-revert 70f5d4f Merge pull request Xilinx#325 from shengl/next-fix-CR-1127528 48dca5d Merge pull request Xilinx#321 from sibow/next 5273d05 fix cr ef1cd05 add explaination for number of csv parser d632218 revert utils.mk edb864e Merge pull request Xilinx#322 from Zhenhong/next 95bd3e7 knn documentations 2394aef add description for template parameter api.json 023f27c Merge pull request Xilinx#320 from Zhenhong/next 91508cd Merge pull request Xilinx#316 from shengl/next-strtree-doc 0a310c8 fix typo error in api description 64749d3 Merge pull request Xilinx#319 from shengl/next-revert 17c11ee Merge pull request Xilinx#318 from Zhenhong/next 4a3b507 not support auto update Makefile, fix CR-1127263 45ef55d revert Makefile (cannot auto update) 6ba3c88 clang_format b616e26 Merge remote-tracking branch 'upstream/next' into next c201b4c remove etl info 669e7d3 add strtree doc d615946 clarify the csv scanner kernel 33bdfd2 Merge pull request Xilinx#314 from yuanqian/update 809422e Merge pull request Xilinx#309 from shengl/next-tutorial 7501cf3 fix spell errors 3971884 update tutorial.rst ef4521d update Makefile 46a4e0a Merge pull request Xilinx#313 from tuol/fix_cr_1122544 f2da6d5 update tutorial.rst 471d729 update connectivity 1cf1121 update connectivity 85e3273 Merge pull request Xilinx#312 from leol/fix-seg-fault 2cfe7e8 Fix seg-fault issue in regex (L3 SC) 6ed24d7 Merge pull request Xilinx#311 from yuanqian/next 528502f Merge pull request Xilinx#310 from shengl/next-fix-cr-22p1 e7900ac update description and Makefile f81cde6 Fix bugs caused by changes in u250 resource distribution 570869a remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 c9ce4cb Merge remote-tracking branch 'upstream/next' into next c4f681d Revert "remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831" 205d4ba remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 80828e7 fix cr, not meet timing 1e6c956 add tutorial.rst for library 9d16cfd replace cflags with clflags (Xilinx#308) f9271b9 Merge pull request Xilinx#278 from shengl/next-geospatial 2bdf9bf update Makefile b87a182 move swig & arrow build file to ext folder b2eb439 Merge pull request Xilinx#306 from Zhenhong/next 0b2fad4 fix CR-1122218 8417203 conv fix (Xilinx#305) a583923 Merge pull request Xilinx#304 from Zhenhong/next fdeaea8 decrease clock frequency from 300MHz to 250MHz 23fab12 fix design not meet timing issue CR-1123916 f9dc2c9 reduce instance to fix partially-conflicted nets issue CR-1123132 94957b6 modify size ca88eab Merge pull request Xilinx#301 from liyuanz/add_time 343bb50 modfiy description.json ded4f92 add dat folder a5a06ba adjust file location 16eb6fc remove cmake install f0799d7 Merge pull request Xilinx#302 from sibow/next 5bc5688 fix code bug 53d611d free buffer 92c937f fix hw_emu bug 5035336 fix hw_emu build bug 736cba4 multithread execute data preparation and kernel computation 8b38898 re-run bd029af add time 96cfe05 Merge branch 'next' into next-geospatial bb391ad add database to Jenkinsfile 697e10a change to load-balance; fix 4/8 pu hang issue. 249622a fix swig install bug in jks 1338bc1 add namespace ce27c16 test jks env 4a31247 test jks 0c6f5ba test jks env e4c8f84 update 154dae3 update env e23ad93 install swig c36c578 update 60e69e7 optimize gcc 0e7170a Merge pull request Xilinx#299 from sibow/next 48eaddb Merge pull request Xilinx#300 from liyuanz/increase cf41987 Merge pull request Xilinx#295 from leol/fix-CR-1122134 224cb86 add geospatial case with supporting system compiler 1cca005 update cmodel case 977f483 increase time cf95f3c support index in kernel 177d7d2 fix bug in handling '\n' 18e5404 switch python e0b2afb replace whiltelist/blacklist to allowlist/blocklist (Xilinx#298) 25e9717 add memory/time for mem/time limit cases (Xilinx#297) 4c5d118 add memory (Xilinx#296) 52ca339 Fix for linking error found in daily regression 29a7c28 Merge pull request Xilinx#289 from sibow/next 5437f3d split file into blocks 8317d90 add support for u2 ff354b8 rm L1 implementations a04014e Merge branch 'next' of gitenterprise.xilinx.com:FaaSApps/xf_DataAnalytics into next ecebfb6 add L2 kernel, change platform setting 813d32b Merge pull request Xilinx#293 from changg/fix_scs fbec276 Merge pull request Xilinx#291 from leol/smartssd-m1 0349d34 increase time (Xilinx#292) 0409239 update L1 input point 57cefc7 Switch ref-code from master to next as they are the same 02a90ba change graph branch bd9f735 update L1 case include path 7c6dfd8 update upstream dependency 0183f2b clang format 51e2354 Merge branch 'knn_dev' into next Add knn L1/L2 apis 1ec4da8 change test data 6d344a8 add test data 3632375 change preprocess mode 9b36766 sort ascending 4d11300 Fix the csim/cosim mismatch as uninitilized mem (Xilinx#287) 5f746c7 fix makefiles 96a0ea2 fix --sp tag issue for Gradient_Boosted_Tree_Regression (Xilinx#288) cd3ba53 2pu hw validated e3c2c5d Merge pull request Xilinx#281 from leol/smartssd-m1 289b241 update Makefile and utils.mk (Xilinx#284) 7dced4c Update upstream dependencies in Jenkinsfile for using xf_compression/xf_security primitives 259e131 Rename files + add namespace 8bce1c5 Re-org/add namespace/polishing for L3 Gunzip + CSV c6ea1b7 update targes (Xilinx#285) 0ae7da4 pass hls cosim; pass sw_emu 014fc78 Revise Copyright for df_utils.hpp in L1 99dc30f Split CSV parser of Samsung PoC Alpha as overloaded primitive to L1 064bff9 cosim pass: add array size, stream depth and flp 518b0c3 Remove redundant C_MODEL flow files + Add comments 2ba5f61 Copyright for all files ralated to Gunzip+CSV e40f678 Regression test settings for gunzip+csv 2df3733 Clang format for both 3.9.0 and 8.0.0 7ca6cbd Regenerate Makefile using updated sc-makefile-gen dc8ce36 draft metadata files (Xilinx#282) bc859ff Remove C & OCL flows in Gunzip+CSV 5da5a7a Clang format Gunzip+CSV kernel files 3f08666 Clang format Gunzip+CSV related files 4681ffa Fix the open file out-of-bound issue in Gunzip+CSV 41ce5bf Add Q6 test to host 9dda3d3 Gunzip+CSV parser from SmartSSD M1 537063e add index in schema, avoid output out-of-order issue. 8e5f0f6 add distance and insert top k 7712df1 csv parser with demo data; csim pass 969e42d Merge pull request Xilinx#279 from changg/aws-support 389ece4 fix parquet write 33faf31 aws support 7734c35 standardization e5cce67 update Makefile de9ef99 add python 1ca474c gcc path 0dd03ab gcc cafaa4e update arrow_env.sh 2a21f10 Specify g++ version 56c2045 update Makefile 558e50a update Makefile 3233b2c update Makefie 83489d9 fix json bug a6986e1 fix json bug 8a3037f modify Makefile d716c73 add test date b16d689 optimize contains_test ccfac42 add first version of contains 43e86fb Add fix for CR-1115640 (Xilinx#272) 84d8b26 Merge pull request Xilinx#271 from xingw/json_parser 97aa786 change 2021.2_stable_latest to 2022.1_stable_latest 15998a2 Code clean b1c61a3 Clean the code ddb8329 Cosim passed with 2/4/8 PU setting 9897a93 Correct the pragma 00463f1 Add json parser API, CSIM passed 415f4fc Clean the unused structs a99edd0 add benchmark in subpage after move benchmark.rst to parent dir 242a872 fix https://jira.xilinx.com/browse/CR-1101226 af4255a Merge remote-tracking branch 'upstream/next' into next sync 3bcc4ef Merge remote-tracking branch 'upstream/next' into next sync 859bdfd Merge remote-tracking branch 'upstream/next' into next sync 70f0997 Merge pull request #1 from yuanqian/benchmark_1 a359309 fix conflict ef5761e Merge pull request Xilinx#19 from tuol/next 2a306c9 update Jenkinsfile and description.json 2a6c4a4 Merge pull request Xilinx#15 from tuol/next Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this pull request
Oct 3, 2023
ee8e9c7 Merge pull request #474 from swarnapr/multi_HDR_LTM 8b47ca7 Merge pull request #476 from nvunnam/next 55840d9 Merge pull request #477 from kkumar/aio 698e551 Added new utils.mk 820bcbe Merge pull request #475 from kkumar/stats_update d83fb82 Merge pull request #473 from kkumar/aio bf6e8b8 L2/AIE/preprocess,resize .json and mk changes e105dda Code clean up 8f8089a isp_multistream with HDR and LTM 6739e78 Changed type of RGBIR weights to signed char cdc953f Merge pull request #471 from nvunnam/next aa80e6e Merge pull request #468 from kaushalk/next 8d764df L2/AIE Resize host,graph changes a2c5d03 Freq reduced per platform acc63dc Merge pull request #470 from rarce/isp_multi b465376 Merge pull request #467 from mounikk/next 8f00229 Merge pull request #466 from rarce/stats_dev b75a32b Added loop labels and code clean-up 704efcb Freq reduced per platform b938265 Freq reduced per platform 963ae31 added compiler_x86 and linker_x86 in sum and threshold tests dedd475 Fixed json, .mk, Makefile of ispstats L1 and L2 dfcab67 Merge pull request #461 from swarnapr/extract 78cd894 Merge pull request #462 from swarnapr/multi_LTM_HDR 7dacade Merge pull request #464 from nvunnam/next e29e0c5 Merge pull request #460 from RepoOps/update_doc_url_3 8ddf8ce Merge pull request Xilinx#456 from kkumar/branch_aio f5803f6 Merge branch 'next' into next 252198b L2/aie mk changes 1cdca11 Updated accel file 620e6a3 Fixed tripcount for cols 584b307 Fixed tripcount a9b44ee changed Lmin values 5c953df Changed RGBIR weights from pointer to array 9f95c85 Merge pull request #459 from maitreya/next 08648b8 changed RGBIR weight from array to pointer bab6465 Documentation update for 2022.2 release cbbfa61 Merge pull request Xilinx#455 from maitreya/next 1331941 Removed array partition for RGBIR weights and changed weights from pointer to array ee3abf6 CR-1141986 YCrCb2RGB fixed 1db286d Defect Detection Design Example added 9b99b89 update url and branch in doc 6fa6cb3 Merge pull request Xilinx#451 from srujanam/next 044f4f0 Merge pull request Xilinx#454 from kkumar/branch_aio baa9c0f Changed RGBIR weights from array to pointers c8a83b3 Changed blk_height to scalar 503b3a1 Makefile update a25d790 Merge pull request Xilinx#452 from swarnapr/multi_LTM_HDR 28b0a28 Clang Format Applied 0419826 Removed array partition pragma from scalar variables and changed RGBIR weights from pointer to array in accel fa52c82 updated utilis.mk 86e8147 Merge pull request Xilinx#453 from maitreya/next 242adc0 updated config file ac16af4 updated Makefile and JSON file 3c7df1f Documentation 2022.2 release ispstats added. 6a37989 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next fda61d5 isp_multistream with LTM and HDR 418b5ed Merge pull request Xilinx#432 from nvunnam/next c528c31 Merge pull request Xilinx#450 from mounikk/next 3acd1df Merge pull request Xilinx#449 from maitreya/next 8a2d1fe Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 626be5b Added Defect detection pipeline 5580daa gtm files updated efd0f9e Merge branch 'next' of https://gitenterprise.xilinx.com/mounikk/xf_opencv into next 34e9856 Documentation changes for 2022.2 release commands updated 4396b67 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 1eeb6aa Merge branch 'FaaSApps:next' into next 5c251b9 added opencv_objdetect in all hog cases 843bebe Applied Clang Formatting 8151ab9 Merge pull request Xilinx#443 from giorgiob/next 5dad91e Merge pull request Xilinx#416 from swarnapr/Stream_LTM bdf4a53 FILTER2D mk change a3b976d Documentation changes for 2022.2 release memory map function minor change 06e5912 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 90493e9 Update releasenotesxfopencv.rst 42740f6 Merge pull request Xilinx#447 from kaushalk/next 1f87b74 Merge pull request Xilinx#448 from mounikk/next 06a26df Documentation changes for 2022.2 release deleted auto-remove files 1a406f5 Documentation changes for 2022.2 release 6e7a247 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next bd57ec8 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next e8cf015 Merge remote-tracking branch 'upstream/next' into next 0294712 Update L1 README c14a516 Update L3 README d2f68c8 Merge pull request Xilinx#446 from kkumar/branch_aio 2034e9b Merge pull request Xilinx#442 from swarnapr/hdrextract 5f80f9b Merge pull request Xilinx#445 from rarce/stats_dev 636f509 compiler_x86 and linker_x86 added for embedded platforms 16c17c0 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 5d5fd04 Update README.md b73985f Freq reduced per platform ea04e5e Generated new Makefile using new description.JSON 02d68bd added compiler and linked_x86 section 22ac386 added comment to explain the interpretation of RGBIR weights e10b250 Removed Depth from HLS INTERFACE pragma 93ada54 Update L2/tests/aie README 5a0ea84 Update L3 README 979c9ba Update README.md dcdbb30 Merge pull request Xilinx#444 from rgoel/next_fix c25e03e xfcv_gmio changes 18b9910 Merge remote-tracking branch 'upstream/next' into next 8703f2f Add tripcount to xf_ispstats.hpp 236ee43 Updating README 9d2f702 Updating README ef856d0 Updating README 6f6da17 Updating README d6ff007 Updating README 1c6e974 Updating README f0dee8c CR-1141747 e033e6e Removed TRIP_COUNT pragma 80809a9 Merge pull request Xilinx#441 from srujanam/next d0fe0a4 Corrected GRAY to RGBA c6cfbae Corrected GRAY to RGBA ec174c5 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 710344d Merge pull request Xilinx#424 from kkumar/branch_aio 249e8fe updated Makefile 144d121 updated JSON file 1b9f248 Merge pull request Xilinx#437 from kaushalk/next c500af7 Merge pull request Xilinx#438 from maitreya/check_env_JSON b958c86 Added cropped1_128x128.png and cropped3_128x128.png 387a37f Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into hdrextract 23486e0 Fixed Testbench 044ac69 Chnaged array to pointers for RGBIR weights in accel top level function 9573c9f Merge pull request Xilinx#439 from mounikag/next ba0d41d fixed accel 2f3d1cf Added INTERFACE pragma for lut 432a613 clang is applied 1f2b705 Toggling flag in accel aae9328 Added write buffer for RGBIR weights in xf_isp_tb.cpp 25f7622 Delete stderr.txt 39afd83 Delete clang_loc.txt 4877e6b reverted check_env JSON changes in AIE testcases 5f770bc Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 01cc132 release changes for aie ffd0498 Merge remote-tracking branch 'upstream/next' into next 244d66b mst reference code added 5f510ed Merge pull request Xilinx#436 from srujanam/next aff3d70 Merge pull request Xilinx#415 from rarce/stats_dev ad01bf1 Added automatic checking in L1 TB 4db24a6 tb file updated ff6fbf6 Added automatic checking in L2 ispstats TB 5fc82ac Added Bayer support to LSC ddbfe05 Merge pull request Xilinx#425 from mounikag/next e80d9c4 Merge branch 'FaaSApps:next' into next 37e0511 Merge pull request Xilinx#430 from srujanam/next ef87342 blacklevel correction added 622dbb7 blacklevel correction added 85ffced Merge branch 'FaaSApps:next' into next 965305c Fixed Makefile f08da7b removed 8U tests 9841370 Added L2 tests 3723efb Minor update to description.json a9d97ef Merge pull request Xilinx#435 from maitreya/check_env_JSON 77de0f7 Makefile update 2eaa9fa run files with clang format af2b521 check_env section added for multiple L2 functions & testcases and recompiling the json files f3a353d removed 12bit tests 7f98240 Added clang format in accel 1a5c216 blacklevel correction added 9dd318a Merge branch 'FaaSApps:next' into next e1f23f1 Added Degamma 449758e NPC and Makefile update 7155aa3 Fix for clang c334faf changed the type of RGBIR weights to char in accel and testbench 99bfa24 Changed the type of RGBIR weights to int in function_rgbir 5798de6 Updated Makefile and JSON file in test folder 7f6725b changed the data type of RGBIR weights in xf_isp_accel.cpp to int from char 95fd285 Used 128x128 image for hw_emu f543b0d Fix typo in tcl file 19b0557 Changed calcStats to ispStats; added isp as prefix to stats 71afb04 Merge pull request Xilinx#433 from rgoel/next_fix f713882 Resize normalize test update 92d0fa2 Added missing semicolon and comma 80808ca Merge pull request Xilinx#429 from swarnapr/tripcount 0e2ae16 xo and common/ changes 2e0f330 changed the order of argument cfec08c changed type of pawb to unsigned short in xf_isp_accel.cpp 9fec256 clang format in HDR extract adc32a5 Added clang format 93b7d78 Ran files through clang format script 0109d12 Fix clang standardization 9486dc1 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next c5f8d46 Merge branch 'FaaSApps:next' into next e79bbbd Added HDR Decompand function 7a94539 Merge pull request Xilinx#422 from kaushalk/next 8b8ff3e Merge branch 'FaaSApps:next' into next aece230 Merge pull request Xilinx#427 from mounikk/next 4248a27 updated HDR extract kernel 0b981fe Added Tripcount in HDR extract a9b4a0d Fix error in the newly added asserrtions 0022a01 Fix template arguments mismatches 1cd75a6 applied clang format 7a9e3cf repostioned XF_CV_DEPTH 38172b2 Fix compile error d10a1a9 added new Makefile 32a5fc8 Fix assert message aad8005 Fix remaining instances of N fb04732 Merge branch 'FaaSApps:next' into next bde9c37 blacklevel correction added d0764d2 Merge pull request Xilinx#421 from mounikk/next 9b9e18a Fix template arguments of calcStats 0664f9d Fix remaining N and M naming 691960c added all_in_one pipeline 51e2389 Fix review comments 1e9a402 frequency reduced to 200MHz efcc4a8 gui set to false in isppipeline_rgbir,analyzeDiff changed to static void,repositioned XF_CV_DEPTH in KernNv122bgr_ro 40e2729 frequency reduced to 200MHz a3326df updated accel fb3c536 updated accel 2de11bc Merge pull request Xilinx#418 from rgoel/next_fix 9b4b2fa CR-1140085 fix b81707e updated files b5630d3 Fix setting of XF_PROJ_ROOT in Makefile 6eb7763 updated testbench 25b7125 utils.mk 83e753c Fix Makefile f08a728 Fix Makefile ea1bea8 Makefile 65c05b0 Makefile 278e5af JSON file bf7f710 isp_mulstistream with LTM 27eb0ab Modified run_hls.tcl b3403cc isp_multistream with LTM 733c601 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 28ce90d Merge pull request Xilinx#412 from maitreya/next ad68585 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next a116795 Set N = 2, M = 2 98092c9 Modified default value of MERGE_BINS to 0 4f0d8c9 Initial commit for stats block 356b9f5 Merge pull request Xilinx#406 from mounikk/next 8b8319d Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next b23e8eb Added 3dlut opencv entries with recompiling makefiles c839cdc Merge pull request Xilinx#414 from rgoel/next_fix f155b02 Typo fix 002c209 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 19c756f Merge pull request Xilinx#413 from rgoel/next_fix 7507ec8 clang format fix 5fe63e3 HW emu test fixes 61faad9 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 1d5f1c9 Recompiled makefiles with updated json files 1bffc4e Merge pull request Xilinx#411 from RepoOps/remove_HOST_ARCH_docs_2 69ac982 Removed check_env EDGE_COMMON_SW, CR-1138105 added compiler_x86 & linker_x86 entries to 25 L3 testcases 97d4367 Merge pull request Xilinx#410 from mounikag/next 3432b89 remove HOST_ARCH from docs 55a160b Merge branch 'FaaSApps:next' into next a91f1f3 addweighted hang issue resolved b4a13a9 Merge pull request Xilinx#409 from rarce/fix_l1_hist_init c8e9124 Fix inner loop bounds in hist array initialization in xf_histogram.hpp a8ae01b Merge pull request Xilinx#408 from mounikag/next ee5972e fixed the bg2hls functional issue 0a2ccf9 Merge pull request Xilinx#402 from mounikag/next 23f76f1 fixed the bg2hls functional issue 4fd1218 Test finished string repositioned to the end 307a78d Merge branch 'FaaSApps:next' into next a3b2251 Test Finished string added in the Test bench a656626 Merge pull request Xilinx#405 from maitreya/next 7b08d7c Merge pull request Xilinx#401 from rarce/fix_rgb2yuyv_tc fd27daf CR-1139752 L1 channel combine testbench, config.h and accel updated with COSIM issues fixed and improved. 3c135fa Merge pull request Xilinx#403 from mounikk/next 2c3f1d2 Merge pull request Xilinx#404 from rgoel/next_gc_typo 960157f Typo fix in makefile aa623bd Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 4cc5f9b Merge pull request Xilinx#379 from rgoel/next 5c494c0 Merge branch 'FaaSApps:next' into next 7de240d Disabled isppipeline-rgbir and applied clang format 125d77f applied clang format 6437ac8 svm changes 85181e8 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next b5445bf Merge pull request Xilinx#400 from mounikk/next 831afba updated json and makefiles 86ebbab Fix assigned value to xfrgb2yuyv TC template argument db308ac Merge pull request #1 from FaaSApps/next 341fd49 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 3e5d9a3 Changed XFCVDEPTH of resize functions to 2, Gaussian difference added with 2 sigma and 2 filter width functionality, Fixed issues of XFCVDEPTH template change 937fb87 Added last swap between filterwidths 64506a2 Fixed gaussiandifference tests with filter widths, Fixed missed functions af2444e c-lang formatting cdcc9d8 Repositioned XFCVDEPTH to the last in the templates of some functions 1ac2121 Changed xfcvdepths to 2 for specific L2 testcases of canny & boxfiler 3c16e61 Update L3 README a7574b3 Update L2 README a507b1a Merge pull request Xilinx#399 from maitreya/next 49ef7f9 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next b3e9f87 Compiling json files and updating utils.mk & makefiles b75a88d Reverting description.json file changes 86e023e Merge pull request Xilinx#398 from mounikk/next 541955f Merge pull request Xilinx#394 from maitreya/next 4707966 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next d4dcd03 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 93df441 added c-lang formatting b054da7 extended testcases of channel extract to 16 bits 2a70a5c Merge pull request Xilinx#395 from yuanqian/update_next_doc_2 02b4d68 pyrdown dst mat changes aaa9461 Channel extract fixed COSIM fail issue and SVM accel fixed. C-lang formatting applied. 5f2fe01 applied clang format 84dff07 syntax for array_reshape is corrected a9458af changed dst mat ROWS and COLS to ROWS/2 and COLS/2 dfd1eed Added build folder path 1e982f5 Channel extract fixed minor issues and added functionalities c7fd5a5 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 0b65709 Channel extract added tests for NPC4 and NPC8. Updated assert statement for valid inputs. ca2d727 update c0b111e update doc for portal 382dccd Merge pull request Xilinx#393 from mounikk/next 8d3ea4d Fixed CR-1131374 & CR-1133260 clang-formatting 94c4a03 Resolved Deadlock issue of SVM-hw_emu & extractChannel naming convention improved a926b54 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next ca05e3c Merge pull request Xilinx#378 from maitreya/next bedafa5 removed .txt files b36afa3 added flags in L2/tests/lkdensepyrof/densepyrof_300_11_50 6d6ed51 Recompiled makefiles with updated faas_tools_kit b574a8e changes on bind_storage pragma 894b25d Removed RESOURCE pragma with BIND_OP pragma 3317605 Replaced RESOURCE pragma with bind_storge pragma and added opencv_objdetect flag in Lkdensepyrof example&test 341e3d7 Replaced RESOURCE pragma with bind_storge pragma and added opencv_objdetect flag in Lkdensepyrof example&test 6e9c872 Replaced RESOURCE pragma with bind_storge pragma and added opencv_objdetect flag in Lkdensepyrof example&test 3f26ef3 Compiled and updated makefiles with json changes 6b689ba Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next bd5d3ef Merge pull request Xilinx#392 from mounikk/next 5282a2d JSON files complied with formatting (CR-1135040) BPC1 & BPC8 again changed to SPC & MPC respectively. c0b5874 removed __SDSVHLS__ macro and assigned dst to write function b3320c8 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 7f12d46 Merge pull request Xilinx#390 from mounikk/next 8021565 Repositioned XFCVDEPTH to the last and added CLAHE function to the documentation 849bd55 Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 9bc0481 Merge pull request Xilinx#381 from mounikk/next 16d85a8 Added last swap between BPC1 and BPC8 656c606 Fixed gaussiandifference testcases with correct filter widths 45ed780 resovled Bfmatcher and CUSTOM_BGR2Y8 e5ecae4 Applied clang formatting fbe4e86 Added 2 sigma and 2 filter width functionality to the gaussian difference and fixed small issues caused by the same. badb860 updated L1 and L2 test benches with test passed/failed condition d1deecc Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next fd00be9 Merge pull request Xilinx#377 from mounikk/next f23bf77 Making files compliant to 128 bit PLIO input 81a8933 Clang change 33a3258 Fixing meta data issue in demosaic 724d008 update hog with opencv_objdetect bdb09ed Reverting gaussian difference experimenting changes 393ba98 Changing NO & RO to BPC1 & BPC8 respectively and reverting hog and tvl1 makefile & json changes 0bb2503 updated tvl1 and hog ,description.json and make files 5df30d6 Fixed hog and tvl1 functions with opencv libraries affected by mk update commit 1f43c2f updated L2 and L3 with frequency in the platform properties c5ee648 fixed hog & tvl1 json files to create makefiles with correct opencv libs 922fb01 Merge branch 'next' into next a5c6e6e Merge pull request Xilinx#374 from changg/standardize_jsons 68b7b25 fix 2145961 update json c4f816a Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next bad41cf Updating ref 7b77a04 Merge pull request Xilinx#371 from rgoel/next fed8e93 Adding meta data to resize test 53c26c7 fixed tvl1 and hog function makefiles 2cb58b6 Merge branch 'FaaSApps:next' into next b1d8925 Fixed hog and tvl1 with opencv lib affected by mk update commit 3987f98 Merge pull request Xilinx#365 from maitreya/next ee9ede1 updated lknpyroflow with XFCVDEPTH values inf config_params.h files e8496bb Merge pull request Xilinx#360 from maitreya/next c3bc394 updated the api-reference.rst and design-examples.rst 6774d46 updated XFCVDEPTH related changes in docs and created 3 block diagrams for design-examples.rst and minor changes 7dd329b Merge pull request Xilinx#356 from maitreya/next 1181993 Merge pull request Xilinx#357 from changg/mk_update_22.2 50c8c99 Changing XFCVDEPTH values for L1/tests, fixed warptransform testbench 43f6e2b remove fpo_v1_0 08a5dbb XFCVDPETH variable added to L1 tests xf_config_paramas.h 915bd9b update 0ebd3ac update mk 22.1 bb24448 change 2022.1_stable_latest to 2022.2_stable_latest 600939f Merge pull request Xilinx#353 from maitreya/next c1ef8c7 Fixed isppipeline-rgbir for multiple pixelwidths and formatting 5e7c906 Applied C-lang formatting and Fixed small issue with lkdensepyrof testbench and fixed failing cases(isppipeline_mono) ebe0a3b Applied C-lang formatting and Fixed small issue with lkdensepyrof testbench a701ded Tweaking BPC, clahe and tvl1 hpp and cpp files to add default values of XFCVDEPTH. Adding reference to gammacorrection (L1,L2) and L1 -lkdensepyrof (CR1102013) 1067d45 Fixed rgbirbayer functionality, Added default value for XFCVDEPTHs ee6c364 Merge pull request Xilinx#327 from maitreya/next 9c61895 fixed aie commit conflicts ebac9ec Merge branch 'next' of https://gitenterprise.xilinx.com/FaaSApps/xf_opencv into next 004da26 updated rgbir functions with XFCVDEPTH 5eb3522 Merge pull request Xilinx#338 from kaushalk/next e4030bd unknown fields removed 8e2a9bb L1, L2, L3 examples, tests, benchmarks updated with XFCVDEPTH 993f801 Fixed arithm issues with XFCVDEPTH e4ea6d7 L2 param files and L3 tests updated with XFCVDEPTH 39d531e L1, L2, L3 examples and tests updated with XFCVDEPTH cf4cc07 Updated L1 L2 .cpp .hpp .h files 1e8b4ed Updated L2 with latest utils.mk 779fe34 Updated L1, L2 examples with XFCVDEPTH with clang formatting 523bdb6 L1, L2 functions updated with XFCVDEPTH 87dceaa Merge pull request Xilinx#308 from sumantad/tmp_branch e2da81f Merge pull request Xilinx#320 from srujanam/next 182fc65 xf_rotate.hpp updated d194977 Merge pull request Xilinx#317 from rgoel/next eb8b5fc Merge remote-tracking branch 'upstream/next' into next 30cdc02 Merge pull request Xilinx#316 from kaushalk/next fff6a54 unknown fields removed 9fb5b48 Merge remote-tracking branch 'upstream/next' into next 1321652 add PSNR and SSIM functions 083fe32 Updating filter 2d 2 core test 5bfd7c5 Merge remote-tracking branch 'upstream/next' into next 6150113 Removing constexpr so that it can work with 2021.2.1 release 576ce0c Typo fix a4dc3dc Merge remote-tracking branch 'upstream/next' into next 5df307c Adding requze function interface with meta data handling 800d08b Some more name changes 0bfc79c Minor name changes d2158f8 Merge remote-tracking branch 'upstream/next' into next 9da3435 Resize test for AIE1 initial version Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this pull request
Oct 3, 2023
fb2f08e Merge pull request Xilinx#310 from yuxiangz/encode_mode 572425a update results 8272b1f Merge pull request Xilinx#309 from yuxiangz/encode_mode 34a73a5 update results 3df41ed Merge pull request Xilinx#308 from yuxiangz/encode_mode f546bf9 update qei 4ca3e0c update encode type for doc e350a16 Merge pull request Xilinx#306 from congt/next ced7186 [tutorial]correct git checkout next position 15c8bbf [tutorial] add git checkout next b66a84e Merge pull request Xilinx#305 from congt/next 764b078 [foc-sensorless]align with foc, testbench refine 9cefa00 Merge pull request Xilinx#304 from yunleiz/next 4578eab [doc] sensor foc refine 70c1748 Merge branch 'next' of gitenterprise.xilinx.com:FaaSApps/xf_motorcontrol into next 072b954 [doc]refine foc cee5e77 Merge pull request Xilinx#303 from congt/next 620e10e [tutorial]fix path ba2c022 Merge branch 'next' of https://gitenterprise.xilinx.com/congt/xf_motorcontrol into next b6ed77c [foc-sensorless]fix bug about axis interfaces 5288f36 Merge branch 'FaaSApps:next' into next 62a4976 [tutorial]rm useless dirctory 15179fc Merge pull request Xilinx#302 from congt/next 42a5002 Merge pull request Xilinx#301 from yunleiz/next 64c22a6 Merge pull request Xilinx#300 from yuxiangz/explanation 22ed83f [tutorial]first version 7d5ad26 [sensor] refine sin/cos table from 500 steps to 1000 35ce325 clang formate for host 179dcd5 fix the dir explanation 9749f1c Refined the B_leading_A for host and added an enum Direction_QEI 78979a9 Merge pull request Xilinx#299 from yuxiangz/leading_mode f7b3a73 update leading mode for host 8e42089 add default setting of leading mode 8b603f7 Merge pull request Xilinx#297 from congt/next f312213 [foc-sensorless]code refine 37c14e1 Merge branch 'FaaSApps:next' into next f7cd92d [foc-sensorless]add missing foc_sensorless.hpp and smo.hpp files b58a312 [foc-sensorless]three interfaces of Vabc for smo added 01ae670 [foc-sensorless]coding style 54aa881 Merge branch 'next' of https://gitenterprise.xilinx.com/congt/xf_motorcontrol into next 6a846e2 [foc-sensorless]fix the axilite address mismatch 590f7c3 Merge pull request Xilinx#296 from yunleiz/next 2311560 [sensor-foc] add both directions simulation test Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this pull request
Oct 3, 2023
9361096 Merge pull request Xilinx#310 from liyuanz/update_makefile_hls b36d9fa update 742c178 Merge pull request Xilinx#308 from liyuanz/update_makefile f9cc67a update makefile 269d83d Fix wrong buffer size in HLS tb (Xilinx#307) 6edd579 Add warning to headers; add notice in doc (Xilinx#306) ba4ca8b Merge pull request Xilinx#305 from liyuanz/add_memory2 15ffcdc update Co-authored-by: sdausr <sdausr@xilinx.com>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this pull request
Oct 3, 2023
b3d4037 Merge pull request Xilinx#311 from congt/next dc73a7c [CR-1160335]fix hw routing problem, add pragma to limit the width of ddr to 32bit c5a7fc2 Merge pull request Xilinx#310 from liyuanz/update_makefile_hls edc270d update d20734d Merge pull request Xilinx#309 from liyuanz/add_m 5989c86 add memory 8def976 Merge pull request Xilinx#308 from liyuanz/next 4aa1616 update c4572ec update makefile 47b4446 Merge pull request Xilinx#307 from changg/copyright 3b926c2 update copytight 88d2efb update readme Co-authored-by: sdausr <sdausr@xilinx.com>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
No description provided.