Skip to content

Conversation

zakn-amd
Copy link
Contributor

No description provided.

Signed-off-by: Zak Nafziger <zak.nafziger@amd.com>
zakn-amd and others added 2 commits October 30, 2023 15:14
Co-authored-by: eddieh-xlnx <eddie.hung@amd.com>
Signed-off-by: Zak Nafziger <zak.nafziger@amd.com>
zakn-amd and others added 2 commits October 30, 2023 15:34
Co-authored-by: eddieh-xlnx <eddie.hung@amd.com>
Signed-off-by: Zak Nafziger <zak.nafziger@amd.com>
Co-authored-by: eddieh-xlnx <eddie.hung@amd.com>
@eddieh-xlnx eddieh-xlnx changed the title Update scoring page to mention interconnect tiles PIP Clarifications Oct 30, 2023
Copy link
Collaborator

@eddieh-xlnx eddieh-xlnx left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I also added 8590f6d

Co-authored-by: eddieh-xlnx <eddie.hung@amd.com>
@eddieh-xlnx eddieh-xlnx merged commit 1cb95b9 into Xilinx:master Oct 31, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants