



Faculty of Applied Computer Science
Course “FPGA-Programming” - Report

Summer Term 2020

Group 17

“Automation of a Gated Parking Lot”

Name of Authors:

Girish Patil

Ganesh K Vernekar

Zineddine Bettouche

Aaisha Ghodekar

Name of Examiner:

Prof. Dr. Martin Schramm

Deggendorf, July 27^{nt}, 2020

Table of Contents

1. Introduction to Project Idea

2. State Description

3. Test Bench

4. TimeQuest Analyzer

5. Algorithmic State Machine

6. Block Diagram Chart of Circuit

1. Introduction to Project Idea

The project consists of the interactive automated gated parking. Our project involves the concept of automatic car parking. A total of 9 parking spots are considered and it involves several sensors as input and a payment system incorporated. The 7-segment display is used to guide the user during the entire process. The user must enter a password and position of the address to gain entry into the parking lot. The memory is used to check if the parking place is available or not. The system can count the number of cars parked. The 7 Segment decoder can display communicates to the driver such as "Addr", "Enter", "Hold", "Full"

2. State Description

A total of 10 states are considered

- No_action_state: This state detects a car near the gate via a sensor (car_entering_sensor).
- Car_detected_state: The driver inputs a password using 4 switches and presses a button.
- Password_State: The password is verified in this state. If the entered password is correct, then it four 7segment displays used to display 'Addr'. The driver is requested to enter the address of the parking place to take using 4 switches and presses a button.
- Address_state: In this state the system checks in the memory if the place is available to park. If available, then memory (address) is assigned to "1" meaning "now taken"

- **Paying_state:** The driver enters coins to pay for the parking place. The coins allowed to be entered are 10, 20 and 50 cents (std_logic_vector[2 downto 0]). Switching between possible cases of coin_in and setting coin_out to give back the change. A signal “paid” is set by default to false and is assigned to true when the driver pays the coins.
- **Parking_car_state:** Checks if there are moving cars inside the parking lot (moving_car_inside_sensor). If the car is moving, then it enters the Hold_state. If no car is moving, then four 7-segment displays “Enter”. The gate opens and the green LED turns on. The program waits for some time and then it toggles the gate and the green LED. The four 7-segments turns off.
- **Hold_state:** It checks if there are moving cars. If sensors detects moving cars then it remains in the same state. Else it transits to the parking_car_state.
- **Parking_done_state:** In this state it counts the number of parked cars and this is displayed on the 7-segment display. If the parking lot is full then it enters the full_parked_state. If it is not full then it transits to no_action_state.
- **Full_parked_state:** In this state four 7-segment displays “Full”.

3. Test Bench



4. Signal Tap Logic Analyser




Figure 2 Signal Tap Analyzer – Programmer




Figure 3 Signal Configuration

5. TimeQuest Analyzer

Create Clock

Clock name: {CLOCK_50}

Period: 8.000 ns

Waveform edges

Rising: ns

Falling: ns

Targets: { CLOCK_50 }

☐ Don't overwrite existing clocks on target nodes

SDC command: _clock -name {CLOCK_50} -period 8.000 { CLOCK_50 }

Run Cancel Help

The waveform graph shows a square wave with a period of 8.000 ns, starting at 0.00 ns and ending at 8.00 ns.

Figure 4 Editing Clock Constraint

Slow 1100mV 85C Model				
	Fmax	Restricted Fmax	Clock Name	Note
1	303.4 MHz	303.4 MHz	e_payment_fsm:i_e_payment_fsm sl_coin_state.one_euro_297	
2	467.51 MHz	467.51 MHz	CLOCK_50	

Figure 5 Fmax Summary Report

Slow 1100mV 85C Model			
	Clock	Slack	End Point TNS
1	CLOCK_50	0.700	0.000
2	e_payment_fsm:i_e_payment_fsm sl_coin_state.one_euro_297	4.704	0.000

Figure 6 Positive Slack




Figure 7 Timing Requirements

6. Algorithmic State Machine




Figure 8 ASM Chart

7. Block Diagram Chart of Circuit




Figure 9 Block Diagram of Circuit