

# Experiment 2 - Sequential Synthesis and FPGA Device Programming

Ali Padyav, 810199388

Bitas Nasiri, 810199504

**Abstract**— This document is a report about designing Serial Transmitter and implementing on FPGA for the 2<sup>nd</sup> experiment of the DLD Lab (ECE 045) at University of Tehran, Department of Electrical and Computer Engineering.

**Keywords**— Serial Transmitter, Sequence Detector, FPGA Programming, Altera Cyclone II, Quartus, Seven Segment Display

## I. RTL DESIGN

### A. Datapath

Fig. 1 is whole circuit's datapath.




Fig. 1 Datapath design

```

1  `timescale 1ns/1ns
2
3  module One_Pulser (
4      input LongPulse, clk,
5      output reg SinglePulse
6  );
7
8
9  reg [1:0] ps, ns;
10 parameter [1:0] init = 2'b00, A = 2'b01, B = 2'b10 ;
11
12 always @(ps, LongPulse)
13 begin
14     SinglePulse = 1'b0;
15     ns = init;
16
17     case(ps)
18     init:
19         ns = LongPulse ? A : init;
20
21     A:
22     begin
23         ns = B;
24         SinglePulse = 1'b1;
25     end
26
27     B:
28         ns = LongPulse ? B : init;
29
30     default:
31         ns = init;
32     endcase
33 end
34
35 always @(posedge clk)
36     ps <= ns;
37
38 endmodule

```

Fig. 3 Verilog description of onepulser

### B. Onepulser

Onepulser is used for asserting ClkEn when we need to get input or count. Because we can't work with board's clock frequency.

#### 1) Controller




Fig. 2 Onepulser controller

#### 2) Verilog Description

### 3) Testbench




Fig. 4 Simulation waveform

## C. Orthogonal Finite State Machine

### 1) State diagram of the sequence detector




Fig. 5 Moore machine of 1011 detector

## 2) Verilog Description

```

1 module Detector (
2     input Clk_EN, SerIn, clk, rst, Co,
3     output reg SerOut, SerOutValid, inc_cnt, rst_cnt
4 );
5
6 parameter [2:0] A = 3'd0, B = 3'd1, C = 3'd2, D = 3'd3, E = 3'd4;
7 reg [2:0] ps, ns;
8 assign SerOut = SerIn;
9
10 always @(ps, SerIn, Co)
11 begin
12     ns = A;
13     rst_cnt = 0;
14     inc_cnt = 0;
15     SerOutValid = 0;
16
17     case (ps)
18     A :
19         begin
20             ns = SerIn ? B : A;
21             rst_cnt = 1;
22         end
23
24     B :
25         ns = SerIn ? B : C;
26
27     C :
28         ns = SerIn ? D : A;
29
30     D :
31         ns = SerIn ? E : C;
32
33     E :
34         begin
35             ns = Co ? A : E;
36             SerOutValid = 1;
37             inc_cnt = 1;
38         end
39
40     default:
41         ns = A;
42     endcase
43 end
44
45 always @(posedge clk)
46 begin
47     if (rst)
48         ps <= A;
49     else if (Clk_EN)
50         ps <= ns;
51     end
52 endmodule
53

```

Fig. 6 Sequence detector description

```

1 module Counter (
2     input Clk_EN, clk, inc_cnt, rst_cnt,
3     output Co,
4     output reg [3:0] Count_out
5 );
6
7 always @(posedge clk)
8 begin
9     if (Clk_EN)
10         if (rst_cnt)
11             Count_out = 4'd0;
12         else if (inc_cnt)
13             Count_out = Count_out + 1;
14     end
15
16 assign Co = (Count_out == 4'd9) ? 1'b1 : 1'b0;
17 endmodule

```

Fig. 7 Counter description

## 3) Testbench




Fig. 8 OTHFSM simulation that shows after detecting 1011, starts counting and after counting it can detect sequences again.




Fig. 9 Detailed OTHFSM simulation waveform

## D. Seven Segment Display

It's like a decoder that get CountOut and decode it to 7 bit that work with SSD.

```

1 module SSD (
2     input [3:0] Count_out,
3     output reg [6:0] seven_segments
4 );
5
6 always @(Count_out)
7 begin
8     seven_segments = 7'b0000000;
9
10    case (Count_out)
11    4'd0 :
12        seven_segments = 7'b1000000;
13    4'd1 :
14        seven_segments = 7'b1111001;
15    4'd2 :
16        seven_segments = 7'b0100100;
17    4'd3 :
18        seven_segments = 7'b0110000;
19    4'd4 :
20        seven_segments = 7'b0011001;
21    4'd5 :
22        seven_segments = 7'b0010010;
23    4'd6 :
24        seven_segments = 7'b0000010;
25    4'd7 :
26        seven_segments = 7'b1111000;
27    4'd8 :
28        seven_segments = 7'b0000000;
29    4'd9 :
30        seven_segments = 7'b0010000;
31    default :
32        seven_segments = 7'b1000000;
33    endcase
34 end
35 endmodule

```

Fig. 10 Verilog description of SSD.

## E. Top Module

We put all modules together to build top module to implement it on FPGA.

```

1 module Serial_Transmitter(input SerIn, ClkPB, clk, rst,
2                           output SerOut, SerOutValid, output[6:0] seven_segments);
3
4   wire Co, inc_cnt, rst_cnt, Clk_EN;
5   wire [3:0] Count_out;
6
7   Counter c1 (Clk_EN, clk, inc_cnt, rst_cnt, Co, Count_out);
8   Detector d1(Clk_EN, SerIn, clk, rst, Co, SerOut, SerOutValid, inc_cnt, rst_cnt);
9   One_Pulser op1(~ClkPB, clk, Clk_EN);
10  SSD_ssd1(Count_out, seven_segments);
11 endmodule

```

Fig. 11 Serial Transmitter description

## II. FPGA IMPLEMENTATION

We import codes to Quartus and synthesize them. Then define Altera Cyclone II as device. So we can use pin planner to assign our module input and outputs to FPGA pins.




Fig. 12 FPGA working properly. When it detects sequence, green led turns on and then starts counting.