Bita Nasiri Zarandi

810199504

Ali Padyav

810199388

Abstract— In This report we explain about our activities for experiment 4 in DLD lab and it's related to Accelerator and wrappers.

*Keywords*— SOC, accelerator, Exponential Engine, wrapper.

- 1. Exponential Engine
  - 1. First we have our testbench here as you can see and there is three different values for the design:

Fig.1 Testbench of Exponential engine

Here is the result of testbench for exponential engine in ModelSim:



Fig. 2 Exponential engine waveform

2. The flow summery:




Fig. 3 Synthesis results

3. Maximum frequency of this accelerator which is 109.39 MHz.




Fig. 4 Accelerator maximum frequency

Bita Nasiri Zarandi

810199504

Ali Padyav

810199388

#### 2. Exponential Accelerator Wrapper

#### 2.1 Accelerator Buffer

Here is .mif file that is used for the initialization of the input read-only memory:

```
ADDRESS RADIX=HEX;
DATA RADIX=HEX;
00: 8000; -- e^0.50 = 1.648 = 0x1A5E3
          -- e^0.19 = 1.209 = 0x13581
03: FD70; -- e^0.99 = 2.691 = 0x2B0E5
04: 0000; -- e^0.00 = 1.000 = 0x10000
05: 0000;
06: 0000;
```

Fig. 5 ROM .mif file

#### 2.2 The Wrapper Controller

### 1. controller:




Fig. 6 Wrapper controller state diagram

3. Wrapper verilog description:

```
nodule ExpAccWrapperPartial (
  partial calc,
  rom_addr,
  start,
  eng_x,
output [1:0] int_part;
output [15:0] frac_part;
output partial_calc, done;
output [7:0] rom_addr;
 input[15:0] eng_x;
 input start, clk, rst;
wire eng start, eng done;
exponential exp (
     .start(eng_start),
     .done(eng_done),
     .intpart(int_part),
     .fracpart(frac_part)
```

```
.count(rom_addr),
 ExpAccController controller (
     .eng_start(eng_start),
      .inc count(inc count),
      .partial_calc(partial_calc),
      .start(start),
      .eng_done(eng_done),
endmodule
```

Fig. 7 Wrapper partial code

Bita Nasiri Zarandi

Ali Padyav

810199504

810199388

```
module ExpAcc (
   done_partial,
    int out,
   frac out,
    start
   output [1:0] int_out;
   output [15:0] frac_out;
   output done_partial, done;
   input start, clk, rst;
   wire [7:0] rom_address;
   wire [15:0] eng_x;
   ExpAccWrapperPartial wrapper_partial (
        .int_part(int_out),
       .frac part(frac out),
       .done(done),
       .partial_calc(done_partial),
        .rom_addr (rom_address),
       .start (start),
       .eng_x(eng_x),
       .address (rom_address),
       .q(eng x)
```

Fig. 8 Wrapper code

```
4. Wrapper testbench:
        timescale 1ns / 1ns
       define clk dur 50
      module ExpAccTB();
             reg rst = 1'b1, clk = 1'b1, start = 1'b0;
             wire [1:0] intpart;
             ExpAcc to be tested (
               .start(start),
               .int part(intpart),
                .frac_part(fracpart)
             initial begin
            #(`clk_dur) rst = 1'b0;
            #(2 * `clk_dur) start = 1'b1;
            #(2 * `clk_dur) start = 1'b0;
            while (partial done == 1'b0) #(`clk dur);
            #(2 * `clk_dur) start = 1'b1;
            #(2 * `clk_dur) start = 1'b0;
while (partial_done == 1'b0) #(`clk_dur);
            #(2 * `clk_dur) start = 1'b1;
            #(2 * `clk_dur) start = 1'b0;
while (partial_done == 1'b0) #(`clk_dur);
            #(2 * `clk dur) start = 1'b1;
           #(2 * `clk_dur) start = 1'b0;
while (partial_done == 1'b0) #(`clk_dur);
            #(2 * `clk_dur) start = 1'b1;
            while (partial done == 1'b0) #(`clk dur);
             always begin
            #`clk_dur clk = ~clk;
      endmodule
```

Fig. 9 Wrapper testbech

Bita Nasiri Zarandi

810199504

Ali Padyav

810199388

5.



Fig. 10 Wrapper waveform

- 3. Implementing Accelerator on FPGA
- 2. First state result in FPGA



Fig. 11 first state

3. All FPGA results












Fig. 12 FPGA result