# Experiment 2 - Sequential Synthesis and FPGA Device Programming

Ali Padyav, 810199388 Bita Nasiri, 810199504

Abstract— This document is a report about designing Seiral Transmitter and implementing on FPGA for the 2<sup>nd</sup> experiment of the DLD Lab (ECE 045) at University of Tehran, Department of Electrical and Computer Engineering.

Keywords— Serial Transmitter, Sequence Detector, FPGA Programming, Altera Cyclone II, Quartus, Seven Segment Display

#### I. RTL DESIGN

#### A. Datapath

Fig. 1 is whole circuit's datapath.




Fig. 1 Datapath design

# B. Onepulser

Onepulser is used for asserting ClkEn whe we need to get input or count. Because we cant work with board's clock frequency.




Fig. 2 Onepulser controller

# 2) Verilog Description

```
immodule One_Pulser (
    input LongPulse, clk,
    output reg SinglePulse
);

reg [1:0] ps, ns;

parameter [1:0] init = 2'b00, A = 2'b01, B = 2'b10;

always @(ps, LongPulse)
begin
    SinglePulse = 1'b0;
    ns = init;

case(ps)
    init:
    ns = LongPulse ? A : init;

A:
    begin
    ns = B;
    SinglePulse = 1'b1;
end

B:
    ns = LongPulse ? B : init;

default:
    ns = init;
end

always @(posedge clk)
    ps <= ns;
endmodule
end

always @(posedge clk)
    ps <= ns;
endmodule</pre>
```

Fig. 3 Verilog description of onepulser

### 3) Testbench




Fig. 4 Simulation waveform

# C. Orthogonal Finite State Machine

#### 1) State diagram of the sequence detector




Fig. 5 Moore machine of 1011 detector

# 2) Verilog Description

Fig. 6 Sequence detector description

```
module Counter (
input Clk_EN, clk, inc_cnt, rst_cnt,
output Co,
output reg [3:0] Count_out
);

always @(posedge clk)
begin
if (Clk_EN)
count_out = 4'd0;
else if (inc_cnt)
Count_out = Count_out + 1;
end

assign Co = (Count_out == 4'd9) ? 1'b1 : 1'b0;
endmodule
```

Fig. 7 Counter description

## 3) Testbench




Fig. 8 OTHFSM simulation that shows after detecting 1011, starts counting and after counting it can detect sequences again.



Fig. 9 Detailed OTHFSM simulation waveform

## D. Seven Segment Display

It's like a decoder that get CountOut and decode it to 7 bit that work with SSD.




Fig. 10 Verilog description of SSD.

## E. Top Module

We put all modules together to build top module to implement it on FPGA.

Fig. 11 Serial Transmitter description

## II. FPGA IMPLEMENTATION

We import codes to Quartus and synthesize them. Then define Altera Cyclone II as device. So we can use pin planner to assign our module input and outputs to FPGA pins.




Fig. 12 FPGA working properly. When it detects sequence, green led turns on and then starts counting.