Skip to content

Commit 7b80844

Browse files
Rajendra Nayakgregkh
authored andcommitted
nvmem: qfprom: sc7280: Handle the additional power-domains vote
On sc7280, to reliably blow fuses, we need an additional vote on max performance state of 'MX' power-domain. Add support for power-domain performance state voting in the driver. Reviewed-by: Douglas Anderson <dianders@chromium.org> Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org> Link: https://lore.kernel.org/r/20210806085947.22682-4-srinivas.kandagatla@linaro.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
1 parent 11c4b3e commit 7b80844

File tree

1 file changed

+25
-0
lines changed

1 file changed

+25
-0
lines changed

drivers/nvmem/qfprom.c

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,8 @@
1212
#include <linux/mod_devicetable.h>
1313
#include <linux/nvmem-provider.h>
1414
#include <linux/platform_device.h>
15+
#include <linux/pm_domain.h>
16+
#include <linux/pm_runtime.h>
1517
#include <linux/property.h>
1618
#include <linux/regulator/consumer.h>
1719

@@ -142,6 +144,9 @@ static void qfprom_disable_fuse_blowing(const struct qfprom_priv *priv,
142144
writel(old->timer_val, priv->qfpconf + QFPROM_BLOW_TIMER_OFFSET);
143145
writel(old->accel_val, priv->qfpconf + QFPROM_ACCEL_OFFSET);
144146

147+
dev_pm_genpd_set_performance_state(priv->dev, 0);
148+
pm_runtime_put(priv->dev);
149+
145150
/*
146151
* This may be a shared rail and may be able to run at a lower rate
147152
* when we're not blowing fuses. At the moment, the regulator framework
@@ -212,6 +217,14 @@ static int qfprom_enable_fuse_blowing(const struct qfprom_priv *priv,
212217
goto err_clk_rate_set;
213218
}
214219

220+
ret = pm_runtime_get_sync(priv->dev);
221+
if (ret < 0) {
222+
pm_runtime_put_noidle(priv->dev);
223+
dev_err(priv->dev, "Failed to enable power-domain\n");
224+
goto err_reg_enable;
225+
}
226+
dev_pm_genpd_set_performance_state(priv->dev, INT_MAX);
227+
215228
old->timer_val = readl(priv->qfpconf + QFPROM_BLOW_TIMER_OFFSET);
216229
old->accel_val = readl(priv->qfpconf + QFPROM_ACCEL_OFFSET);
217230
writel(priv->soc_data->qfprom_blow_timer_value,
@@ -221,6 +234,8 @@ static int qfprom_enable_fuse_blowing(const struct qfprom_priv *priv,
221234

222235
return 0;
223236

237+
err_reg_enable:
238+
regulator_disable(priv->vcc);
224239
err_clk_rate_set:
225240
clk_set_rate(priv->secclk, old->clk_rate);
226241
err_clk_prepared:
@@ -320,6 +335,11 @@ static int qfprom_reg_read(void *context,
320335
return 0;
321336
}
322337

338+
static void qfprom_runtime_disable(void *data)
339+
{
340+
pm_runtime_disable(data);
341+
}
342+
323343
static const struct qfprom_soc_data qfprom_7_8_data = {
324344
.accel_value = 0xD10,
325345
.qfprom_blow_timer_value = 25,
@@ -420,6 +440,11 @@ static int qfprom_probe(struct platform_device *pdev)
420440
econfig.reg_write = qfprom_reg_write;
421441
}
422442

443+
pm_runtime_enable(dev);
444+
ret = devm_add_action_or_reset(dev, qfprom_runtime_disable, dev);
445+
if (ret)
446+
return ret;
447+
423448
nvmem = devm_nvmem_register(dev, &econfig);
424449

425450
return PTR_ERR_OR_ZERO(nvmem);

0 commit comments

Comments
 (0)