|
210 | 210 |
|
211 | 211 | fman@400000 { |
212 | 212 | ethernet@e0000 { |
213 | | - fixed-link = <0 1 1000 0 0>; |
214 | | - phy-connection-type = "sgmii"; |
| 213 | + phy-mode = "sgmii"; |
| 214 | + fixed-link { |
| 215 | + speed = <1000>; |
| 216 | + full-duplex; |
| 217 | + }; |
215 | 218 | }; |
216 | 219 |
|
217 | 220 | ethernet@e2000 { |
218 | | - fixed-link = <1 1 1000 0 0>; |
219 | | - phy-connection-type = "sgmii"; |
| 221 | + phy-mode = "sgmii"; |
| 222 | + fixed-link { |
| 223 | + speed = <1000>; |
| 224 | + full-duplex; |
| 225 | + }; |
220 | 226 | }; |
221 | 227 |
|
222 | 228 | ethernet@e4000 { |
|
229 | 235 |
|
230 | 236 | ethernet@e8000 { |
231 | 237 | phy-handle = <&front_phy>; |
232 | | - phy-connection-type = "rgmii"; |
| 238 | + phy-mode = "rgmii-id"; |
233 | 239 | }; |
234 | 240 |
|
235 | 241 | mdio0: mdio@fc000 { |
|
258 | 264 |
|
259 | 265 | pci1: pcie@ffe250000 { |
260 | 266 | status = "disabled"; |
| 267 | + reg = <0xf 0xfe250000 0 0x10000>; |
| 268 | + ranges = <0x02000000 0 0xe0000000 0xc 0x10000000 0 0x10000000 |
| 269 | + 0x01000000 0 0 0xf 0xf8010000 0 0x00010000>; |
| 270 | + pcie@0 { |
| 271 | + ranges = <0x02000000 0 0xe0000000 |
| 272 | + 0x02000000 0 0xe0000000 |
| 273 | + 0 0x10000000 |
| 274 | + |
| 275 | + 0x01000000 0 0x00000000 |
| 276 | + 0x01000000 0 0x00000000 |
| 277 | + 0 0x00010000>; |
| 278 | + }; |
261 | 279 | }; |
262 | 280 |
|
263 | 281 | pci2: pcie@ffe260000 { |
264 | 282 | status = "disabled"; |
| 283 | + reg = <0xf 0xfe260000 0 0x10000>; |
| 284 | + ranges = <0x02000000 0 0xe0000000 0xc 0x20000000 0 0x10000000 |
| 285 | + 0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>; |
| 286 | + pcie@0 { |
| 287 | + ranges = <0x02000000 0 0xe0000000 |
| 288 | + 0x02000000 0 0xe0000000 |
| 289 | + 0 0x10000000 |
| 290 | + |
| 291 | + 0x01000000 0 0x00000000 |
| 292 | + 0x01000000 0 0x00000000 |
| 293 | + 0 0x00010000>; |
| 294 | + }; |
265 | 295 | }; |
266 | 296 |
|
267 | 297 | pci3: pcie@ffe270000 { |
268 | 298 | status = "disabled"; |
| 299 | + reg = <0xf 0xfe270000 0 0x10000>; |
| 300 | + ranges = <0x02000000 0 0xe0000000 0xc 0x30000000 0 0x10000000 |
| 301 | + 0x01000000 0 0x00000000 0xf 0xf8030000 0 0x00010000>; |
| 302 | + pcie@0 { |
| 303 | + ranges = <0x02000000 0 0xe0000000 |
| 304 | + 0x02000000 0 0xe0000000 |
| 305 | + 0 0x10000000 |
| 306 | + |
| 307 | + 0x01000000 0 0x00000000 |
| 308 | + 0x01000000 0 0x00000000 |
| 309 | + 0 0x00010000>; |
| 310 | + }; |
269 | 311 | }; |
270 | 312 |
|
271 | 313 | qe: qe@ffe140000 { |
|
0 commit comments