Skip to content

Commit caae599

Browse files
Keerthyjr-vignesh
Keerthyj
authored and
r-vignesh
committed
arm64: dts: ti: k3-j784s4-main: Add the main domain watchdog instances
There are totally 19 instances of watchdog module. One each for the 8 A72 cores, one each for the 4 C7x cores, 1 for the GPU, 1 each for the 6 R5F cores in the main domain. The non-A72 instances are coupled with the R5Fs, C7x & GPU instances. Keeping them as reserved as they are not used by A72. Signed-off-by: Keerthy <j-keerthy@ti.com> Link: https://lore.kernel.org/r/20231008044657.25788-5-j-keerthy@ti.com Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
1 parent 81be795 commit caae599

File tree

1 file changed

+198
-0
lines changed

1 file changed

+198
-0
lines changed

‎arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi‎

Lines changed: 198 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1593,4 +1593,202 @@
15931593
<695>;
15941594
bootph-pre-ram;
15951595
};
1596+
1597+
watchdog0: watchdog@2200000 {
1598+
compatible = "ti,j7-rti-wdt";
1599+
reg = <0x00 0x2200000 0x00 0x100>;
1600+
clocks = <&k3_clks 348 1>;
1601+
power-domains = <&k3_pds 348 TI_SCI_PD_EXCLUSIVE>;
1602+
assigned-clocks = <&k3_clks 348 0>;
1603+
assigned-clock-parents = <&k3_clks 348 4>;
1604+
};
1605+
1606+
watchdog1: watchdog@2210000 {
1607+
compatible = "ti,j7-rti-wdt";
1608+
reg = <0x00 0x2210000 0x00 0x100>;
1609+
clocks = <&k3_clks 349 1>;
1610+
power-domains = <&k3_pds 349 TI_SCI_PD_EXCLUSIVE>;
1611+
assigned-clocks = <&k3_clks 349 0>;
1612+
assigned-clock-parents = <&k3_clks 349 4>;
1613+
};
1614+
1615+
watchdog2: watchdog@2220000 {
1616+
compatible = "ti,j7-rti-wdt";
1617+
reg = <0x00 0x2220000 0x00 0x100>;
1618+
clocks = <&k3_clks 350 1>;
1619+
power-domains = <&k3_pds 350 TI_SCI_PD_EXCLUSIVE>;
1620+
assigned-clocks = <&k3_clks 350 0>;
1621+
assigned-clock-parents = <&k3_clks 350 4>;
1622+
};
1623+
1624+
watchdog3: watchdog@2230000 {
1625+
compatible = "ti,j7-rti-wdt";
1626+
reg = <0x00 0x2230000 0x00 0x100>;
1627+
clocks = <&k3_clks 351 1>;
1628+
power-domains = <&k3_pds 351 TI_SCI_PD_EXCLUSIVE>;
1629+
assigned-clocks = <&k3_clks 351 0>;
1630+
assigned-clock-parents = <&k3_clks 351 4>;
1631+
};
1632+
1633+
watchdog4: watchdog@2240000 {
1634+
compatible = "ti,j7-rti-wdt";
1635+
reg = <0x00 0x2240000 0x00 0x100>;
1636+
clocks = <&k3_clks 352 1>;
1637+
power-domains = <&k3_pds 352 TI_SCI_PD_EXCLUSIVE>;
1638+
assigned-clocks = <&k3_clks 352 0>;
1639+
assigned-clock-parents = <&k3_clks 352 4>;
1640+
};
1641+
1642+
watchdog5: watchdog@2250000 {
1643+
compatible = "ti,j7-rti-wdt";
1644+
reg = <0x00 0x2250000 0x00 0x100>;
1645+
clocks = <&k3_clks 353 1>;
1646+
power-domains = <&k3_pds 353 TI_SCI_PD_EXCLUSIVE>;
1647+
assigned-clocks = <&k3_clks 353 0>;
1648+
assigned-clock-parents = <&k3_clks 353 4>;
1649+
};
1650+
1651+
watchdog6: watchdog@2260000 {
1652+
compatible = "ti,j7-rti-wdt";
1653+
reg = <0x00 0x2260000 0x00 0x100>;
1654+
clocks = <&k3_clks 354 1>;
1655+
power-domains = <&k3_pds 354 TI_SCI_PD_EXCLUSIVE>;
1656+
assigned-clocks = <&k3_clks 354 0>;
1657+
assigned-clock-parents = <&k3_clks 354 4>;
1658+
};
1659+
1660+
watchdog7: watchdog@2270000 {
1661+
compatible = "ti,j7-rti-wdt";
1662+
reg = <0x00 0x2270000 0x00 0x100>;
1663+
clocks = <&k3_clks 355 1>;
1664+
power-domains = <&k3_pds 355 TI_SCI_PD_EXCLUSIVE>;
1665+
assigned-clocks = <&k3_clks 355 0>;
1666+
assigned-clock-parents = <&k3_clks 355 4>;
1667+
};
1668+
1669+
/*
1670+
* The following RTI instances are coupled with MCU R5Fs, c7x and
1671+
* GPU so keeping them reserved as these will be used by their
1672+
* respective firmware
1673+
*/
1674+
watchdog8: watchdog@22f0000 {
1675+
compatible = "ti,j7-rti-wdt";
1676+
reg = <0x00 0x22f0000 0x00 0x100>;
1677+
clocks = <&k3_clks 360 1>;
1678+
power-domains = <&k3_pds 360 TI_SCI_PD_EXCLUSIVE>;
1679+
assigned-clocks = <&k3_clks 360 0>;
1680+
assigned-clock-parents = <&k3_clks 360 4>;
1681+
/* reserved for GPU */
1682+
status = "reserved";
1683+
};
1684+
1685+
watchdog9: watchdog@2300000 {
1686+
compatible = "ti,j7-rti-wdt";
1687+
reg = <0x00 0x2300000 0x00 0x100>;
1688+
clocks = <&k3_clks 356 1>;
1689+
power-domains = <&k3_pds 356 TI_SCI_PD_EXCLUSIVE>;
1690+
assigned-clocks = <&k3_clks 356 0>;
1691+
assigned-clock-parents = <&k3_clks 356 4>;
1692+
/* reserved for C7X_0 DSP */
1693+
status = "reserved";
1694+
};
1695+
1696+
watchdog10: watchdog@2310000 {
1697+
compatible = "ti,j7-rti-wdt";
1698+
reg = <0x00 0x2310000 0x00 0x100>;
1699+
clocks = <&k3_clks 357 1>;
1700+
power-domains = <&k3_pds 357 TI_SCI_PD_EXCLUSIVE>;
1701+
assigned-clocks = <&k3_clks 357 0>;
1702+
assigned-clock-parents = <&k3_clks 357 4>;
1703+
/* reserved for C7X_1 DSP */
1704+
status = "reserved";
1705+
};
1706+
1707+
watchdog11: watchdog@2320000 {
1708+
compatible = "ti,j7-rti-wdt";
1709+
reg = <0x00 0x2320000 0x00 0x100>;
1710+
clocks = <&k3_clks 358 1>;
1711+
power-domains = <&k3_pds 358 TI_SCI_PD_EXCLUSIVE>;
1712+
assigned-clocks = <&k3_clks 358 0>;
1713+
assigned-clock-parents = <&k3_clks 358 4>;
1714+
/* reserved for C7X_2 DSP */
1715+
status = "reserved";
1716+
};
1717+
1718+
watchdog12: watchdog@2330000 {
1719+
compatible = "ti,j7-rti-wdt";
1720+
reg = <0x00 0x2330000 0x00 0x100>;
1721+
clocks = <&k3_clks 359 1>;
1722+
power-domains = <&k3_pds 359 TI_SCI_PD_EXCLUSIVE>;
1723+
assigned-clocks = <&k3_clks 359 0>;
1724+
assigned-clock-parents = <&k3_clks 359 4>;
1725+
/* reserved for C7X_3 DSP */
1726+
status = "reserved";
1727+
};
1728+
1729+
watchdog13: watchdog@23c0000 {
1730+
compatible = "ti,j7-rti-wdt";
1731+
reg = <0x00 0x23c0000 0x00 0x100>;
1732+
clocks = <&k3_clks 361 1>;
1733+
power-domains = <&k3_pds 361 TI_SCI_PD_EXCLUSIVE>;
1734+
assigned-clocks = <&k3_clks 361 0>;
1735+
assigned-clock-parents = <&k3_clks 361 4>;
1736+
/* reserved for MAIN_R5F0_0 */
1737+
status = "reserved";
1738+
};
1739+
1740+
watchdog14: watchdog@23d0000 {
1741+
compatible = "ti,j7-rti-wdt";
1742+
reg = <0x00 0x23d0000 0x00 0x100>;
1743+
clocks = <&k3_clks 362 1>;
1744+
power-domains = <&k3_pds 362 TI_SCI_PD_EXCLUSIVE>;
1745+
assigned-clocks = <&k3_clks 362 0>;
1746+
assigned-clock-parents = <&k3_clks 362 4>;
1747+
/* reserved for MAIN_R5F0_1 */
1748+
status = "reserved";
1749+
};
1750+
1751+
watchdog15: watchdog@23e0000 {
1752+
compatible = "ti,j7-rti-wdt";
1753+
reg = <0x00 0x23e0000 0x00 0x100>;
1754+
clocks = <&k3_clks 363 1>;
1755+
power-domains = <&k3_pds 363 TI_SCI_PD_EXCLUSIVE>;
1756+
assigned-clocks = <&k3_clks 363 0>;
1757+
assigned-clock-parents = <&k3_clks 363 4>;
1758+
/* reserved for MAIN_R5F1_0 */
1759+
status = "reserved";
1760+
};
1761+
1762+
watchdog16: watchdog@23f0000 {
1763+
compatible = "ti,j7-rti-wdt";
1764+
reg = <0x00 0x23f0000 0x00 0x100>;
1765+
clocks = <&k3_clks 364 1>;
1766+
power-domains = <&k3_pds 364 TI_SCI_PD_EXCLUSIVE>;
1767+
assigned-clocks = <&k3_clks 364 0>;
1768+
assigned-clock-parents = <&k3_clks 364 4>;
1769+
/* reserved for MAIN_R5F1_1 */
1770+
status = "reserved";
1771+
};
1772+
1773+
watchdog17: watchdog@2540000 {
1774+
compatible = "ti,j7-rti-wdt";
1775+
reg = <0x00 0x2540000 0x00 0x100>;
1776+
clocks = <&k3_clks 365 1>;
1777+
power-domains = <&k3_pds 365 TI_SCI_PD_EXCLUSIVE>;
1778+
assigned-clocks = <&k3_clks 365 0>;
1779+
assigned-clock-parents = <&k3_clks 366 4>;
1780+
/* reserved for MAIN_R5F2_0 */
1781+
status = "reserved";
1782+
};
1783+
1784+
watchdog18: watchdog@2550000 {
1785+
compatible = "ti,j7-rti-wdt";
1786+
reg = <0x00 0x2550000 0x00 0x100>;
1787+
clocks = <&k3_clks 366 1>;
1788+
power-domains = <&k3_pds 366 TI_SCI_PD_EXCLUSIVE>;
1789+
assigned-clocks = <&k3_clks 366 0>;
1790+
assigned-clock-parents = <&k3_clks 366 4>;
1791+
/* reserved for MAIN_R5F2_1 */
1792+
status = "reserved";
1793+
};
15961794
};

0 commit comments

Comments
 (0)