Skip to content

Commit dcabb06

Browse files
khayash1davem330
authored andcommitted
arm64: dts: uniphier: Change phy-mode to RGMII-ID to enable delay pins for RTL8211E
UniPhier LD20 and PXs3 boards have RTL8211E ethernet phy, and the phy have the RX/TX delays of RGMII interface using pull-ups on the RXDLY and TXDLY pins. After the commit bbc4d71 ("net: phy: realtek: fix rtl8211e rx/tx delay config"), the delays are working correctly, however, "rgmii" means no delay and the phy doesn't work. So need to set the phy-mode to "rgmii-id" to show that RX/TX delays are enabled. Fixes: c73730e ("arm64: dts: uniphier: add AVE ethernet node") Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Signed-off-by: David S. Miller <davem@davemloft.net>
1 parent 9ba585c commit dcabb06

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -734,7 +734,7 @@
734734
clocks = <&sys_clk 6>;
735735
reset-names = "ether";
736736
resets = <&sys_rst 6>;
737-
phy-mode = "rgmii";
737+
phy-mode = "rgmii-id";
738738
local-mac-address = [00 00 00 00 00 00];
739739
socionext,syscon-phy-mode = <&soc_glue 0>;
740740

arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -564,7 +564,7 @@
564564
clocks = <&sys_clk 6>;
565565
reset-names = "ether";
566566
resets = <&sys_rst 6>;
567-
phy-mode = "rgmii";
567+
phy-mode = "rgmii-id";
568568
local-mac-address = [00 00 00 00 00 00];
569569
socionext,syscon-phy-mode = <&soc_glue 0>;
570570

@@ -585,7 +585,7 @@
585585
clocks = <&sys_clk 7>;
586586
reset-names = "ether";
587587
resets = <&sys_rst 7>;
588-
phy-mode = "rgmii";
588+
phy-mode = "rgmii-id";
589589
local-mac-address = [00 00 00 00 00 00];
590590
socionext,syscon-phy-mode = <&soc_glue 1>;
591591

0 commit comments

Comments
 (0)