Verilog: fix for continuous assignments to state variables #639
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
continuous_assignment_to_variable_systemverilog2.sv
branch
from
8a7cbbd to
09b15ef
Compare
kroening
force-pushed
the
continuous_assignment_to_variable_systemverilog2.sv
branch
from
09b15ef to
272e412
Compare
kroening
changed the title
tautschnig
approved these changes
Aug 27, 2024
tautschnig
deleted the
continuous_assignment_to_variable_systemverilog2.sv
branch
Romy15200
pushed a commit
to Romy15200/nws
that referenced
this pull request
Aug 19, 2025
…o_variable_systemverilog2.sv Verilog: fix for continuous assignments to state variables
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
SystemVerilog allows continous assignments to variables.
This test exposes that inconsistent constraints get generated for this case.
This replicates issue #635.