

RISC-V ENCODING SUMMARY

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0				
funct7				rs2			rs1		funct3		rd			opcode		R-type		
imm[11:0]						rs1		funct3		rd			opcode		I-type			
imm[11:5]				rs2			rs1		funct3		imm[4:0]			opcode		S-type		
imm[12]		imm[10:5]			rs2			rs1		funct3		imm[4:1]		imm[11]		opcode		SB-type
imm[31:12]										rd			opcode		U-type			
imm[20]		imm[10:1]				imm[11]		imm[19:12]				rd			opcode		UJ-type	

- To speed up decoding, the base RISC-V ISA puts the most important fields in the same place in every instruction.
 - The major opcode is always in bits 0-6.
 - The destination register, when present, is always in bits 7-11.
 - The first source register, when present, is always in bits 15-19.
 - The second source register, when present, is always in bits 20-24.



INSTRUCTION FORMATS: RISC-V VS. MIPS

Register-register

	31	25	24	20	19	15	14	12	11	7	6	0		
RISC-V	funct7(7)				rs2(5)		rs1(5)		funct3(3)		rd(5)		opcode(7)	
	31	26	25	21	20	16	15	11	10	6	5	0		
MIPS	Op(6)				Rs1(5)		Rs2(5)		Rd(5)		Const(5)		Opx(6)	

Load

	31	20	19	15	14	12	11	7	6	0		
RISC-V	immediate(12)				rs1(5)		funct3(3)		rd(5)		opcode(7)	
	31	26	25	21	20	16	15	0				
MIPS	Op(6)		Rs1(5)		Rs2(5)		Const(16)					

Store

	31	25	24	20	19	15	14	12	11	7	6	0		
RISC-V	immediate(7)				rs2(5)		rs1(5)		funct3(3)		immediate(5)		opcode(7)	
	31	26	25	21	20	16	15							0
MIPS	Op(6)				Rs1(5)		Rs2(5)		Const(16)					

Branch

	31	25	24	20	19	15	14	12	11	7	6	0		
RISC-V	immediate(7)				rs2(5)		rs1(5)		funct3(3)		immediate(5)		opcode(7)	
	31	26	25	21	20	16	15	0						
MIPS	Op(6)				Rs1(5)		Opx/Rs2(5)		Const(16)					



RV32I INSTRUCTIONS ENCODING

imm[31:12]					rd	0110111	LUI
imm[31:12]					rd	0010111	AUIPC
imm[20 10:1 11 19:12]					rd	1101111	JAL
imm[11:0]			rs1	000	rd	1100111	JALR
imm[12 10:5]		rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]			rs1	000	rd	0000011	LB
imm[11:0]			rs1	001	rd	0000011	LH
imm[11:0]			rs1	010	rd	0000011	LW
imm[11:0]			rs1	100	rd	0000011	LBU
imm[11:0]			rs1	101	rd	0000011	LHU
imm[11:5]		rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]		rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]		rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]			rs1	000	rd	0010011	ADDI
imm[11:0]			rs1	010	rd	0010011	SLTI
imm[11:0]			rs1	011	rd	0010011	SLTIU
imm[11:0]			rs1	100	rd	0010011	XORI
imm[11:0]			rs1	110	rd	0010011	ORI
imm[11:0]			rs1	111	rd	0010011	ANDI
0000000		shamt	rs1	001	rd	0010011	SLLI
0000000		shamt	rs1	101	rd	0010011	SRLI
0100000		shamt	rs1	101	rd	0010011	SRAI
0000000		rs2	rs1	000	rd	0110011	ADD
0100000		rs2	rs1	000	rd	0110011	SUB
0000000		rs2	rs1	001	rd	0110011	SLL
0000000		rs2	rs1	010	rd	0110011	SLT
0000000		rs2	rs1	011	rd	0110011	SLTU
0000000		rs2	rs1	100	rd	0110011	XOR
0000000		rs2	rs1	101	rd	0110011	SRL
0100000		rs2	rs1	101	rd	0110011	SRA
0000000		rs2	rs1	110	rd	0110011	OR
0000000		rs2	rs1	111	rd	0110011	AND

