iris: First-Class Multi-GPU Programming Experience in Triton

Muhammad Awad, Muhammad Osama & Brandon Potter muhaawad@amd.com, muhosama@amd.com & bpotter@amd.com
Research and Advanced Development (RAD), AMD





Open-sourced triton-based framework for Remote Memory Access (RMA[†]) operations written in only 370 lines of code. Iris provides SHMEM-like APIs within Triton for Multi-GPU programming

[] Make Multi-GPU programming a first-class citizen in Triton while retaining Triton's programmability and performance

[] Familiar PyTorch- and Triton-Like APIs for host- and device-side abstractions

import iris
Github.com/ROCm/iris

GPU1 GPU2 GPU3 CPU

†RDMA support is WIP

Contemporary Approach


MAIN CPU THREAD

```
torch.cuda.set_device(rank)
A_KERNEL<<<..., stream>>>(buf);
RCCL<<<...>>>(buf);
B_KERNEL<<<..., stream>>>(buf);
```

RCCL COMM KERNEL

```
for (step in collective_schedule) {
    post_peer();
    wait_peer();
}

CPU Execution
GPU Kernel Execution
RCCL Kernel Execution
Stream Synchronize
GPU-CPU Channel Operations
```



ATTRIBUTES

- CPU initiates communication (control path)
 - Host-device synchronization achieved with channels
 - Bulk-synchronous communication phases
- Remote device communication may not begin early due to stream synchronization between GPU kernels




World of iris


MAIN CPU THREAD

```
torch.cuda.set_device(rank)
FUSED_KERNEL<<<...,stream>>>(buf);
```

IRIS COMM + COMP KERNEL

```
// Per workgroup
compute();
if (need_to_put_to_peer) {
   store(dst, data, peer);
}
compute();
if (need_to_get_from_peer) {
   data = load(src, peer);
}
```





ATTRIBUTES

- GPU initiates communication control path
 - Dynamic communication phases
- No intermediate buffers
 - Data written directly to application
- Remote device communication may begin as soon as data is produced
 - Suitable for tiled algorithms
 - Suitable for partitioned communication / computation schemes with specialized roles



Designed by Experts, Built for Scale

- Written from scratch by GPU and distributed computing experts
- Minimal dependencies: only Triton, PyTorch, HIP runtime
- No external frameworks or heavyweight runtimes beyond core stack

Communication + Computation

- Examples for device-side collective ops: broadcast, scatter, reduce, etc.
- Lock variants for communication and computation overlap
- Fine-grained GEMM + communication overlap via workgroup specialization

Clean Abstractions

- Full **Symmetric Heap** implementation in Python
- Pythonic PyTorch-like host APIs for tensor allocation and construction
- Pythonic Triton-style device APIs for load, store, and atomic ops

- Full **scale-up** (multi-GPU node) support
- Scale-out (multi-node) in progress

Designed by Experts, Built for Scale

- Written from scratch by GPU and distributed computing experts
- Minimal dependencies: only Triton, PyTorch, HIP runtime
- No external frameworks or heavyweight runtimes beyond core stack

Communication + Computation

- Examples for device-side collective ops: broadcast, scatter, reduce, etc.
- Lock variants for communication and computation overlap
- Fine-grained GEMM + communication overlap via workgroup specialization

Clean Abstractions

- Full Symmetric Heap implementation in Python
- Pythonic PyTorch-like host APIs for tensor allocation and construction
- Pythonic Triton-style device APIs for load, store, and atomic ops

- Full scale-up (multi-GPU node) support
- Scale-out (multi-node) in progress

Designed by Experts, Built for Scale

- Written from scratch by GPU and distributed computing experts
- Minimal dependencies: only Triton, PyTorch, HIP runtime
- No external frameworks or heavyweight runtimes beyond core stack

Communication + Computation

- Examples for device-side collective ops: broadcast, scatter, reduce, etc.
- Lock variants for communication and computation overlap
- Fine-grained GEMM + communication overlap via workgroup specialization

Clean Abstractions

- Full **Symmetric Heap** implementation in Python
- Pythonic PyTorch-like host APIs for tensor allocation and construction
- Pythonic Triton-style device APIs for load, store, and atomic ops

- Full scale-up (multi-GPU node) support
- Scale-out (multi-node) in progress

Designed by Experts, Built for Scale

- Written from scratch by GPU and distributed computing experts
- Minimal dependencies: only Triton, PyTorch, HIP runtime
- No external frameworks or heavyweight runtimes beyond core stack

Communication + Computation

- Examples for device-side collective ops: broadcast, scatter, reduce, etc.
- Lock variants for communication and computation overlap
- Fine-grained GEMM + communication overlap via workgroup specialization

Clean Abstractions

- Full Symmetric Heap implementation in Python
- Pythonic PyTorch-like host APIs for tensor allocation and construction
- Pythonic Triton-style device APIs for load, store, and atomic ops

- Full scale-up (multi-GPU node) support
- Scale-out (multi-node) in progress

Designed by Experts, Built for Scale

- Written from scratch by GPU and distributed computing experts
- Minimal dependencies: only Triton, PyTorch, HIP runtime
- No external frameworks or heavyweight runtimes beyond core stack

Communication + Computation

- Examples for device-side collective ops: broadcast, scatter, reduce, etc.
- Lock variants for communication and computation overlap
- Fine-grained GEMM + communication overlap via workgroup specialization

Clean Abstractions

- Full Symmetric Heap implementation in Python
- Pythonic PyTorch-like host APIs for tensor allocation and construction
- Pythonic Triton-style device APIs for load, store, and atomic ops

- Full **scale-up** (multi-GPU node) support
- Scale-out (multi-node) in progress

Designed by Experts, Built for Scale

- Written from scratch by GPU and distributed computing experts
- Minimal dependencies: only Triton, PyTorch, HIP runtime
- No external frameworks or heavyweight runtimes beyond core stack

Communication + Computation

- Examples for device-side collective ops: broadcast, scatter, reduce, etc.
- Lock variants for communication and computation overlap
- Fine-grained GEMM + communication overlap via workgroup specialization

Clean Abstractions

- Full **Symmetric Heap** implementation in Python
- Pythonic PyTorch-like host APIs for tensor allocation and construction
- Pythonic Triton-style device APIs for load, store, and atomic ops

- Full **scale-up** (multi-GPU node) support
- Scale-out (multi-node) in progress

The iris API surface — clean, simple, familiar

PyTorch-Like Tensor Creation

```
def full(self, size, fill value, *, out=None, dtype=None,
           layout=torch.strided, device=None, requires grad=False):
     Creates a tensor of size size filled with fill value. The tensor's dtype is
     inferred from fill value.
     The tensor is allocated on the Iris symmetric heap.
     Args:
     size (int...): a list, tuple, or torch. Size of integers defining the shape of
     the output tensor.
     fill value (Scalar): the value to fill the output tensor with.
     Keyword Arguments:
     out (Tensor, optional): the output tensor.
     dtype (torch.dtype, optional): the desired data type of returned tensor.
     Default: if None, uses a global default (see torch.set default dtype()).
     layout (torch.layout, optional): the desired layout of returned Tensor.
     Default: torch.strided. Note: Iris tensors always use `torch.strided`
     regardless of this parameter.
     device (torch.device, optional): the desired device of returned tensor.
     Default: if None, uses the current device for the default tensor type.
     requires grad (bool, optional): If autograd should record operations on the
     returned tensor. Default: False.
```

PyTorch-Like Tensor Creation

```
def full(self, size, fill value, *, out=None, dtype=None,
           layout=torch.strided, device=None, requires grad=False):
     Creates a tensor of size size filled with fill value. The tensor's dtype is
     inferred from fill value.
     The tensor is allocated on the Iris symmetric heap.
     Args:
     size (int...): a list, tuple, or torch. Size of integers defining the shape of
     the output tensor.
     fill value (Scalar): the value to fill the output tensor with.
     Keyword Arguments:
     out (Tensor, optional): the output tensor.
     dtype (torch.dtype, optional): the desired data type of returned tensor.
     Default: if None, uses a global default (see torch.set default dtype()).
     layout (torch.layout, optional): the desired layout of returned Tensor.
     Default: torch.strided. Note: Iris tensors always use `torch.strided`
     regardless of this parameter.
     device (torch.device, optional): the desired device of returned tensor.
     Default: if None, uses the current device for the default tensor type.
     requires grad (bool, optional): If autograd should record operations on the
     returned tensor. Default: False.
```

And more!

```
iris.ones(...)
iris.zeros(...)
iris.zero_like(...)

iris.arange(...)
iris.linespace(...)

iris.empty(...)
iris.randint(...)
iris.rand(...)
```


Simple load & store APIs

```
@triton.jit
def load(pointer, to rank, from rank, heap bases, mask=None):
    Loads a value from the specified memory location and rank.
      Args:
        pointer (int): The source pointer.
        to rank (int): The current rank.
        from rank (int): The rank to load data from.
        heap bases (int): The heap bases.
       mask (Optional[tl.tensor], optional): A boolean tensor
           used to guard memory accesses.
      Returns:
        Any: The loaded value.
```

```
GPU 0 from_rank


GPU 1
```

```
@triton.jit
def store(pointer, value, from rank, to_rank, heap_bases,
  mask=None):
   Writes data to the specified memory location and rank.
      Args:
        pointer (int): The destination pointer.
        value (Any): The value to be written.
        from rank (int): The current rank.
        to rank (int): The rank to store into.
        heap bases (int): The heap bases.
        mask (Optional[tl.tensor], optional): A boolean tensor
           used to guard memory accesses. Defaults to None.
      Returns:
       None
```




iris Symmetric Heap

- Symmetric Heap is a Partitioned Global Address Space (PGAS) abstraction
- Key idea is that you can know the remote address of any symmetric variable with two offsets:
 - 1. Offset of target Process' heap base in its virtual address space
 - Offset of the variable within the symmetric heap
- Allocation routine for symmetric variables must be collective or offset must be known
- Must all_gather the base heap addresses across all processes







```
@triton.jit
def load(pointer, to_rank, from_rank, heap_bases,
           mask=None):
  translated ptr = translate(pointer, to_rank,
                                 from rank, heap bases)
  result = tl.load(translated ptr, mask=mask)
  return result
@triton.jit
def translate(ptr, from rank, to rank, heap bases):
  from base = tl.load(heap bases + from rank)
  to base = tl.load(heap bases + to rank)
  offset = tl.cast(ptr, tl.uint64) - from base
  to base byte = tl.cast(to base,
                   tl.pointer type(tl.int8))
  translated ptr byte = to base byte + offset
  translated ptr = tl.cast(translated ptr byte,
                      ptr.dtype)
  return translated ptr
              to_rank
                                        from rank
                          load()
             GPU 0
                                       GPU 1
```



```
@triton.jit
def load(pointer, to_rank, from_rank, heap_bases,
           mask=None):
  translated ptr = translate(pointer, to_rank,
                                 from rank, heap bases)
  result = tl.load(translated ptr, mask=mask)
  return result
@triton.jit
def translate(ptr, from rank, to rank, heap bases):
  from base = tl.load(heap bases + from rank)
  to base = tl.load(heap bases + to rank)
  offset = tl.cast(ptr, tl.uint64) - from base
  to base byte = tl.cast(to base,
                   tl.pointer type(tl.int8))
  translated ptr byte = to base byte + offset
  translated ptr = tl.cast(translated ptr byte,
                      ptr.dtype)
  return translated ptr
              to_rank
                                        from rank
                          load()
             GPU 0
                                       GPU
```




```
@triton.jit
def load(pointer, to_rank, from_rank, heap_bases,
           mask=None):
  translated_ptr = __translate(pointer, to_rank,
                                 from rank, heap bases)
  result = tl.load(translated ptr, mask=mask)
  return result
@triton.jit
def __translate(ptr, from_rank, to_rank, heap_bases):
  from base = tl.load(heap bases + from rank)
                                                         Load heap
  to base = tl.load(heap bases + to rank)
                                                            bases
  offset = tl.cast(ptr, tl.uint64) - from base
  to base byte = tl.cast(to base,
                   tl.pointer type(tl.int8))
  translated ptr byte = to base byte + offset
  translated ptr = tl.cast(translated ptr byte,
                      ptr.dtype)
  return translated ptr
              to_rank
                                        from rank
                          load()
             GPU 0
                                        GPU
```



```
@triton.jit
def load(pointer, to_rank, from_rank, heap_bases,
           mask=None):
  translated ptr = translate(pointer, to rank,
                                 from rank, heap bases)
  result = tl.load(translated ptr, mask=mask)
  return result
@triton.jit
def translate(ptr, from rank, to rank, heap bases):
  from base = tl.load(heap bases + from rank)
  to base = tl.load(heap bases + to rank)
  offset = tl.cast(ptr, tl.uint64) - from base
  to base byte = tl.cast(to base,
                   tl.pointer type(tl.int8))
  translated ptr byte = to base byte + offset
  translated ptr = tl.cast(translated ptr byte,
                      ptr.dtype)
  return translated ptr
              to_rank
                                        from rank
                          load()
             GPU 0
                                       GPU
```


Compute offset on current rank






```
@triton.jit
def load(pointer, to_rank, from_rank, heap_bases,
           mask=None):
  translated_ptr = __translate(pointer, to_rank,
                                 from rank, heap_bases)
  result = tl.load(translated ptr, mask=mask)
  return result
@triton.jit
def translate(ptr, from rank, to rank, heap bases):
  from base = tl.load(heap bases + from rank)
  to base = tl.load(heap bases + to rank)
  offset = tl.cast(ptr, tl.uint64) - from base
  to base byte = tl.cast(to base,
                   tl.pointer type(tl.int8))
                                                        Add offset to
  translated ptr byte = to base byte + offset
                                                        destination's
  translated ptr = tl.cast(translated ptr byte,
                                                          heap base
                      ptr.dtype)
  return translated ptr
              to_rank
                                         from rank
                           load()
```

GPU




GPU 0

```
@triton.jit
def load(pointer, to_rank, from_rank, heap_bases,
           mask=None):
  translated ptr = translate(pointer, to_rank,
                                 from rank, heap bases)
  result = tl.load(translated ptr, mask=mask)
  return result
@triton.jit
def translate(ptr, from rank, to rank, heap bases):
  from base = tl.load(heap bases + from rank)
  to base = tl.load(heap bases + to rank)
  offset = tl.cast(ptr, tl.uint64) - from base
  to base byte = tl.cast(to base,
                   tl.pointer type(tl.int8))
  translated ptr byte = to base byte + offset
  translated ptr = tl.cast(translated ptr byte,
                      ptr.dtype)
  return translated ptr
              to_rank
                                        from rank
                          load()
             GPU 0
                                       GPU 1
```



Performance: load & store



Relative to achievable HBM and xGMI bandwidth.



atomic Operations

```
@triton.jit
def atomic_add(pointer, val, from_rank, to_rank,
           heap bases, mask=None, sem=None, scope=None)
@triton.jit
def atomic_cas(pointer, cmp, val, from_rank, to_rank,
           heap bases, sem=None, scope=None)
@triton.jit
def atomic xchg(pointer, val, from rank, to rank,
           heap bases, mask=None, sem=None, scope=None)
@triton.jit
def atomic xor(pointer, val, from rank, to rank,
           heap bases, mask=None, sem=None, scope=None)
And more!
atomic and, atomic or, atomic min, atomic max
```

```
Atomically <op> the memory location at pointer.
   Args:
    pointer (int): The source pointer.
    from rank (int): The current rank.
    to rank (int): The remote rank.
    heap bases (int): The heap bases.
    mask (Optional[tl.tensor], optional): A boolean tensor
    used to guard memory accesses. Defaults to None.
    sem (str, optional): Specifies the memory semantics for
    the operation. Acceptable values are "acquire",
    "release", "acq rel" (stands for "ACQUIRE RELEASE"),
    and "relaxed". Defaults to "acq rel".
    scope (str, optional): Defines the scope of threads
    that observe the synchronizing effect of the atomic
    operation. Acceptable values are "gpu" (default), "cta"
    (cooperative thread array, thread block), or "sys"
```

(stands for "SYSTEM"). Defaults to "gpu".

Hello, iris



```
@triton.jit
def main():
    dist.init process group(backend="nccl")
                                                                               |consumer_kernel(input_ptr, output_ptr, ...):
                                                   Initialize an Iris Instance
    iris instance = iris.iris(heap size=1 << 30</pre>
                                                                               # Wait for producer's signal:
    input = iris.randint(...)
                                                                               result = 0
    flags = iris.zeros(...)
                                                                               while result == 0:
                                                    Allocate and initialize
    if iris instance.local rank() == 0:
                                                                                   compare = 1
                                                     tensor across ranks
                                                                                   value = 0
        with torch.cuda.stream(producer stream):
            producer kernel[grid](input, flags....
                                                                                   result = iris.atomic cas(flag ptr + pid, compare, value,
    else:
                                                                                              local rank, local rank, heap bases,
                                                      Launch producer-
                                                                                              sem="acquire", scope="sys")
        with torch.cuda.stream(consumer stream)
                                                    consumer kernels on
            consumer kernel[grid](input, flags
                                                    different ranks (GPUs)
                                                                               # Fetch data:
@triton.jit
                                                                               data = iris.load(input ptr + offsets, local rank,
def producer kernel(input ptr, flag ptr, ...):
                                                                                              local rank, heap bases, mask)
    # Logic to produce data:
    iris.store(input ptr + offsets, input data
                                                                               # Consume data:
        local rank, to rank, heap bases, mask=mask)
                                                                               # ..
    # Signal consumer kernel:
    compare = 0
    value = 1
```

iris.atomic cas(flag ptr + pid, compare, value,

local rank, to rank, heap bases, sem="release", scope="sys")

```
def main():
   dist.init process group(backend="nccl")
    iris instance = iris.iris(heap size=1 << 30)</pre>
    input = iris.randint(...)
   flags = iris.zeros(...)
   if iris instance.local rank() == 0:
       with torch.cuda.stream(producer stream):
            producer kernel[grid](input, flags,...)
    else:
       with torch.cuda.stream(consumer stream):
            consumer kernel[grid](input, flags,...)
@triton.jit
def producer kernel(input ptr, flag ptr, ...):
    # Logic to produce data:
    iris.store(input ptr + offsets, input data
                                                      Producer kernel places the
                                                      data in remote ranks using
        local rank, to rank, heap bases, mask=mask)
                                                             iris.store()
    # Signal consumer kernel:
    compare = 0
   value = 1
    iris.atomic cas(flag ptr + pid, compare, value,
       local rank, to rank, heap bases, sem="release", scope="sys")
```

```
@triton.jit
def consumer_kernel(input_ptr, output_ptr, ...):
    # Wait for producer's signal:
    result = 0
    while result == 0:
        compare = 1
        value = 0
        result = iris.atomic cas(flag ptr + pid, compare, value,
                    local rank, local rank, heap bases,
                    sem="acquire", scope="sys")
    # Fetch data:
    data = iris.load(input_ptr + offsets, local_rank,
                    local rank, heap bases, mask)
           ıme data:
```

Using an atomic compareand-swap, signal that the data is ready to be consumed

```
def main():
   dist.init process group(backend="nccl")
   iris instance = iris.iris(heap size=1 << 30)</pre>
   input = iris.randint(...)
   flags = iris.zeros(...)
   if iris instance.local rank() == 0:
                                             Using an atomic compare-
       with torch.cuda.stream(producer stre
                                             and-swap, wait for the data
            producer kernel[grid](input, fla
                                                 ready to be ready
   else:
       with torch.cuda.stream(consumer stream):
            consumer kernel[grid](input, flags,...)
@triton.jit
                                             Fetch using iris.load()
def producer_kernel(input_ptr, flag_ptr, ...):
                                                 and consume the
                                                   produced data
   # Logic to produce data:
   iris.store(input ptr + offsets, input data
        local rank, to rank, heap bases, mask=mask)
   # Signal consumer kernel:
   compare = 0
   value = 1
   iris.atomic cas(flag ptr + pid, compare, value,
       local rank, to rank, heap bases, sem="release", scope="sys")
```

```
@triton.jit
def consumer_kernel(input_ptr, output_ptr, ...):
    # Wait for producer's signal:
    result = 0
    while result == 0:
        compare = 1
        value = 0
        result = iris.atomic cas(flag ptr + pid, compare, value,
                    local rank, local rank, heap bases,
                    sem="acquire", scope="sys")
    # Fetch data:
    data = iris.load(input_ptr + offsets, local_rank,
                    local_rank, heap_bases, mask)
    # Consume data:
```

```
def main():
   dist.init process group(backend="nccl")
    iris instance = iris.iris(heap size=1 << 30)</pre>
    input = iris.randint(...)
   flags = iris.zeros(...)
   if iris instance.local rank() == 0:
       with torch.cuda.stream(producer stream):
            producer kernel[grid](input, flags,...)
   else:
       with torch.cuda.stream(consumer stream):
            consumer kernel[grid](input, flags,...)
@triton.jit
def producer kernel(input ptr, flag ptr, ...):
    # Logic to produce data:
    iris.store(input ptr + offsets, input data
        local rank, to rank, heap bases, mask=mask)
    # Signal consumer kernel:
   compare = 0
   value = 1
    iris.atomic cas(flag ptr + pid, compare, value,
       local rank, to rank, heap bases, sem="release", scope="sys")
```

```
@triton.jit
def consumer_kernel(input_ptr, output_ptr, ...):
    # Wait for producer's signal:
    result = 0
    while result == 0:
        compare = 1
       value = 0
        result = iris.atomic cas(flag ptr + pid, compare, value,
                    local rank, local rank, heap bases,
                    sem="acquire", scope="sys")
    # Fetch data:
    data = iris.load(input_ptr + offsets, local_rank,
                    local_rank, heap_bases, mask)
    # Consume data:
                           Multi-GPU
```

Producer-

Consumer code


in a single slide




Many Patterns, One iris




iris Taxonomy of Fused & Unfused Patterns (e.g., All-Scatter)








iris Taxonomy of Fused & Unfused Patterns (e.g., All-Scatter)








iris Unfused, Bulk-Synchronous

Launch GEMM, wait for the kernel to finish, launch All-Scatter

GPU_a's View








iris Unfused, Bulk-Synchronous


```
@triton.jit()
def persistent gemm(
    A,
    Β,
    pid = tl.program id(0)
    for tile id in range(pid, total tiles, GEMM SMS):
        acc = t1.zeros((BLOCK SIZE M, BLOCK SIZE N),
              dtype=acc dtype)
        . . .
        for k in range(0, loop k):
            a = tl.load(A BASE)
            b = tl.load(B BASE)
            acc += tl.dot(a, b)
            A BASE += BLOCK SIZE K * stride ak
            B BASE += BLOCK SIZE K * stride bk
        # Accumulator registers with C results
        c = acc.to(C.type.element ty)
        t1.store(C + global offset, c, mask=sub mask)
```


```
with torch.cuda.stream(main_stream):
    C = persistent_gemm[(gemm_sms,)](
        A, B, C,
    )
with torch.cuda.stream(main_stream):
    persistent_all_scatter[(comm_sms,)](
        C,
    )
```


Launch Code


iris Unfused, Bulk-Synchronous
















■ torch+rccl (unfused, bulk-synchronous) ■ iris (unfused, bulk-synchronous)




iris Taxonomy of Fused & Unfused Patterns (e.g., All-Scatter)





iris Unfused, Producer-Consumer

- Asynchronously launch GEMM and All-Scatter in separate kernels (on different HIP streams)
- **GEMM**, Produce a tile, unlock a lock
- All-Scatter, Spin on the lock until unlocked and scatter the tile





iris Unfused, Producer-Consumer

```
@triton.jit()
def persistent gemm(
    A,
    Β,
    C, Locks,
    pid = tl.program id(0)
    for tile id in range(pid, total tiles, GEMM SMS):
        acc = tl.zeros((BLOCK SIZE M, BLOCK SIZE N),
              dtype=acc dtype)
        . . .
        for k in range(0, loop k):
            a = tl.load(A BASE)
            b = tl.load(B BASE)
            acc += tl.dot(a, b)
            A BASE += BLOCK SIZE K * stride ak
            B BASE += BLOCK SIZE K * stride bk
        # Accumulator registers with C results
        c = acc.to(C.type.element ty)
        t1.store(C + global offset, c, mask=sub mask,
          cache modifier=".wt")
        tl.atomic cas(locks + tile id, 0, 1,
           sem="release", scope="gpu")
```


```
@triton.jit()
def persistent all scatter(
    C, Locks,
    pid = tl.program id(0)
    for tile id in range(pid, total tiles, COMM SMS):
       while tl.atomic cas(locks + tile id, 1, 0,
           sem="acquire", scope="gpu") == 0:
            pass
        for remote rank in range(world size):
            if remote rank != cur rank:
                iris.put(C + global offset, C +
                global offset, cur rank, remote rank,
                heap bases, mask=sub mask)
```


```
with torch.cuda.stream(gemm_stream):
    C = persistent_gemm[(gemm_sms,)](
        A, B, C,
)
with torch.cuda.stream(comm_stream):
    persistent_all_scatter[(comm_sms,)](
        C,
)
```


Launch Code




iris Unfused, Producer-Consumer








iris Taxonomy of Fused & Unfused Patterns (e.g., All-Scatter)







iris Fused, Sequential

- Launch a single kernel with both GEMM and All-Scatter
- **GEMM**, Produce a tile, and immediately **scatter** it to other GPUs







AMD together we advance_


iris Fused, Sequential

```
@triton.jit()
def persistent gemm all scatter(
    A,
    Β,
    pid = tl.program id(0)
    for tile id in range(pid, total tiles, GEMM SMS):
        acc = tl.zeros((BLOCK SIZE M, BLOCK SIZE N),
              dtype=acc dtype)
        . . .
        for k in range(0, loop k):
            a = tl.load(A BASE)
            b = tl.load(B BASE)
            acc += tl.dot(a, b)
            A BASE += BLOCK SIZE K * stride ak
            B BASE += BLOCK SIZE K * stride bk
        # Accumulator registers with C results
        c = acc.to(C.type.element ty)
```


```
with torch.cuda.stream(main_stream):
    C = persistent_gemm_all_scatter[(num_cus,)](
        A, B, C,
)
```


Launch Code

iris Fused, Sequential



iris Taxonomy of Fused & Unfused Patterns (e.g., All-Scatter)





iris Fused, Workgroup-Specialized

Launch a single kernel with both GEMM and All-Scatter

Triton-

Kernel


Kernel

based **GEMM**

Iris-based
All-Scatter

- Use Workgroup ID (pid) to direct some workgroups to GEMM and some to All-Scatter
- Communication uses a spinlock to wait for the data to be ready, GEMM unlocks the lock when a tile is produced

GPU_a's View Tile Tile₃ CU_{α} Tile₄ Tile₁ CU_1 Tile₅ Tile, CU_2 Tile Tile₂ Tile₄ CU₃ Tile₁ Tile₅ Tile₃ CU_{4} Time




iris Fused, Workgroup-Specialized

```
@triton.jit()
def persistent gemm all scatter(
    A,
    Β,
    pid = tl.program id(0)
    # Workgroup specialization:
    # Split the kernel into two paths, one that
    # performs the GEMM and another that performs the
    # communication. Uses persistent-kernel.
    if pid < GEMM SMS:</pre>
        for tile id in range(pid, total tiles,
                             GEMM SMS):
            for k in range(0, loop k):
                a = tl.load(A BASE)
                b = tl.load(B BASE)
                acc += tl.dot(a, b)
                A BASE += BLOCK SIZE K * stride ak
                B BASE += BLOCK SIZE K * stride bk
            # Accumulator registers with C results
            c = acc.to(C.type.element ty)
```

```
t1.store(c_global + global_offset, c, mask=sub mask,
        cache modifier=".wt")
        tl.atomic_cas(locks + tile_id, 0, 1, sem="release",
               scope="gpu")
    else: # pid >= GEMM SMS
            COMM SMS = NUM SMS - GEMM SMS
            pid = pid - GEMM SMS
            for tile id in range(pid, total_tiles, COMM_SMS):
               while tl.atomic cas(locks + tile id, 1, 0,
                           sem="acquire", scope="gpu") == 0:
                      pass
                 for remote rank in range(world size):
                     if remote rank != cur rank:
                         iris.put(
                             c global + global offset,
                             c global + global offset,
                             cur rank,
                             remote rank,
                             heap bases,
                             mask=sub mask,
Code
    with torch.cuda.stream(main_stream):
        C = persistent gemm all scatter[(num cus,)](
Launch
            A, B, C, GEMM_SMS, COMM SMS
```

iris Fused, Workgroup-Specialized




AMD together we advance_

Which pattern should I use?

All of them!

Just with these 6 sizes, the answer is; it depends

iris argues that we should have an easy way to describe and experiment with any of these patterns, and our hardware should support all of them



iris + More Applications!

| Application | Status |
|----------------------------------|----------------------|
| All-Load, All-Store | √ Completed |
| FlashDecode | √ Completed |
| Remote Atomics | √ Completed |
| GEMM + All-Scatter (4) | √ Completed |
| GEMM + One-Shot All-Reduce | √ Completed |
| GEMM + Atomic All-Reduce | √ Completed |
| GEMM + Ring-based All-Reduce | ▼ In Progress |
| All-Gather + GEMM | ▼ In Progress |
| GEMM + Reduce-Scatter | ▼ In Progress |
| Mixture of Experts (MoE) | ▼ In Progress |
| End-to-End Models (vLLM w/ Iris) | In Progress |

https://github.com/ROCm/iris/tree/main/examples

The Scale-Out Plan

- Multi-GPU programming made easy with familiar, high-level abstractions
- Extend the well-defined HIP/CUDA memory models using locality-aware memory scopes
- Iris provides:
 - Low-level RDMA primitives
 - Optimized collectives through clear examples
- Iris enables fast prototyping of fine-grained communication/computation overlap

```
# Synchronization Scopes
```

```
block # Block scope
gpu # GPU scope
sys # System scope
world # World scope
```

```
# Memory orders
```

```
relaxed # Relaxed memory order
acquire # Acquire memory order
release # Release memory order
acq rel # Consume memory order
```



Next Steps for Iris and On-going Work

Library Development

- Integration with inference frameworks
- Library improvements and productization
- Scale-out backend

Applications and Workloads

- GEMM + Ring-based All-Reduce
- All-Gather + GEMM
- GEMM + Reduce-Scatter
- Mixture of Experts (MoE)
- More examples, docs, and use cases across all domains!

import iris
Github.com/ROCm/iris



We built Iris for you. Use it, break it, improve it — your feedback and PRs shape its future. And Iris will always remain open source.

Disclaimer and Attribution

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

© 2025 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD CDNA, AMD Instinct, AMD ROCm, EPYC, AMD Infinity Cache, AMD Infinity Fabric and combinations thereof are trademarks of Advanced Micro Devices, PCIe® is a registered trademark of PCI-SIG Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. PyTorch, the PyTorch logo and any related marks are trademarks of The Linux Foundation. TensorFlow, the TensorFlow logo and any related marks are trademarks of Google Inc. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.

#