CSCE 4114 Interrupts

David Andrews

dandrews@uark.edu

Interrupts


"An Asynchronous signal indicating the need for attention or a synchronous event in software indicating the need for a change in execution."


Hardware interrupts introduced to avoid wasting the processor's valuable time in polling loops, waiting for external events.

-Wikipedia




uBlaze






Interrupt

Signal can be edge triggered





Interrupt

Signal can be edge triggered or level triggered



uBlaze

Interrupt

Save Program Counter
Clear Interrupt Enable (IE) Bit in MSR
---Jump to ISR routine and execute---

uBlaze

Interrupt

 $r14 \leftarrow PC$

 $PC \leftarrow 0x00000010$

 $MSR[IE] \leftarrow 0$

 $MSR[UMS] \leftarrow MSR[UM], MSR[UM] \leftarrow 0,$

 $MSR[VMS] \leftarrow MSR[VM], MSR[VM] \leftarrow 0$

Reservation $\leftarrow 0$



uBlaze Interrupt $MSR[UMS] \leftarrow MSR[UM], MSR[UM] \leftarrow 0, \leftarrow$ $MSR[VMS] \leftarrow MSR[VM], MSR[VM] \leftarrow 0 \leftarrow$ Only with MMU




 $PC \leftarrow 0x00000010$

Reservation $\leftarrow 0 <$

 $MSR[IE] \leftarrow 0$

 $r14 \leftarrow PC$

 $r14 \leftarrow PC$ $PC \leftarrow 0x00000010$ $MSR[IE] \leftarrow 0$



New Concept: "Vectoring"

Event	Vector Address	Register File Return Address
Reset	0x00000000 - 0x00000004	-
User Vector (Exception)	0x00000008 - 0x0000000C	Rx
Interrupt	0x00000010 - 0x00000014	R14
Break: Non-maskable hardware		
Break: Hardware	0x00000018 - 0x0000001C	R16
Break: Software		
Hardware Exception	0x00000020 - 0x00000024	R17 or BTR
Reserved by Xilinx for future use	0x00000028 - 0x0000004F	-

New Concept: "Vectoring"

```
0x00:
       bri
               startl
0x04:
        nop
                high bits of address (user exception handler)
      imm
0x08:
      bri
               _exception_handler
0x0c:
               high bits of address (interrupt handler)
0x10:
      imm
      bri
               interrupt handler
0x14:
               high bits of address (HW exception handler
0x20:
      imm
0x24:
      bri
               hw exception handler
```



New Concept: "Vectoring"

```
0x00:
       bri
                startl
0x04:
        nop
                high bits of address (user exception handler)
        imm
0x08:
                 exception handler
0x0c:
      bri
0x10:
                high bits of address (interrupt handler)
        imm
        bri
                interrupt handler
0x14:
0x20:
        imm
                high bits of address (HW exception handler
0x24:
       bri
                hw exception handler
```



```
o
o
o
addi r1,r1,4
sub r1,r2,r3

Bamb: Interrupt!
add r1,r2,r3
bri loop
o
o
o
```

```
o
o
o
addi r1,r1,4
sub r1,r2,r3

Bamb: Interrupt!
add r1,r2,r3
bri loop
o
o
o
```

```
0
0
0
addi r1,r1,4
                     Bamb: Interrupt!
sub r1,r2,r3
add r1,r2,r3
                 1)
                        R14
                                            PC
bri loop
0
                      MSR[IE]
                 2)
0
0
                          PC
                                             0x0000010
                 3)
```

4)

 \mathbf{O}

0

0

addi r1,r1,4 sub r1,r2,r3 add r1,r2,r3


bri loop

0

0

0

Vector Table



My_handler:

C

O

O

exception routine

0

0

O

rti r14,8



4)

0

0

0


addi r1,r1,4 sub r1,r2,r3 add r1,r2,r3 bri loop

0

0

0

Vector Table



My_handler:

C

O

0

exception routine

0


0


0

5) rti r14,8



0 Vector Table 0 My_handler: 0 addi r1,r1,4 4) bri my_handler sub r1,r2,r3 add r1,r2,r3 exception routine bri loop 0 0 0 0 rti r14,8 $MSR[IE] \leftarrow 1 \leftarrow 5$








Figure 2-4: MSR




Figure 2-4: MSR

IE:= Interrupt Enable

1= Enabled

0=Disabled




Figure 2-4: MSR

MSR is a "Privileged" Register:






Figure 2-4: MSR


MSR is a "Privileged" Register:

msrcir Read MSR and clear bits in MSR
msrcir rD, Imm






MSR is a "Privileged" Register:



msrset Read MSR and set bits in MSR

msrset rD, Imm







Figure 2-4: MSR

MSR is a "Privileged" Register:




16

18

11


31

Where do Interrupts Come from?




Devices External to CPU


Our CPU Has 1 External Input




Priority Interrupt Controller (PIC)



Priority Interrupt Controller (PIC)



Priority Interrupt Controller (PIC)



PIC REGISTER SET




Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros

If the number of interrupt inputs is less than the data bus width, the inputs will start with INTO. INTO maps to the LSB of the ISR, IPR, IER, IAR, SIE, CIE, and additional inputs correspond sequentially to successive bits to the left

IER: Interrupt Enable Register




Figure 5: Interrupt Enable Register (IER)

Table 7: Interrupt Enable Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ – 1)	INT(n) – INT(0) (n ≤ w – 1)	Read / Write	All Zeros	Interrupt Input (n) – Interrupt Input (0) '1' = Interrupt enabled '0' = Interrupt disabled

w - Width of Data Bus



IER: Interrupt Enable Register




Figure 5: Interrupt Enable Register (IER)


Table 7: Interrupt Enable Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ – 1)	INT(n) – INT(0) (n ≤ w – 1)	Read / Write	All Zeros	Interrupt Input (n) – Interrupt Input (0) '1' = Interrupt enabled '0' = Interrupt disabled

w - Width of Data Bus

Only Enables/Disables each interrupt: does not cause int

IVR: Interrupt Vector Register



The IVR is a read-only register and contains the ordinal value of the highest priority, enabled, active interrupt input. INTO (always the LSB) is the highest priority interrupt input and each successive input to the left has a correspondingly lower interrupt priority.

If no interrupt inputs are active then the IVR will contain all ones. The IVR is optional in the XPS INTC and can be parameterized out by setting C_HAS_IVR = 0. The Interrupt Vector Register (IVR) is shown in Figure 9 and described in Table 11.





Figure 9: Interrupt Vector Register (IVR)

Table 11: Interrupt Vector Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ – 1)	Interrupt Vector Number	Read	All Ones	Ordinal of highest priority, enabled, active interrupt input

w - Width of Data Bus

IVR: Interrupt Vector Register



Tells you highest priority pending Interrupt

The IVR is a read-only register and contains the ordinal value of the highest priority, enabled, active interrupt input. INTO (always the LSB) is the highest priority interrupt input and each successive input to the left has a correspondingly lower interrupt priority.

If no interrupt inputs are active then the IVR will contain all ones. The IVR is optional in the XPS INTC and can be parameterized out by setting C_HAS_IVR = 0. The Interrupt Vector Register (IVR) is shown in Figure 9 and described in Table 11.





Figure 9: Interrupt Vector Register (IVR)

Table 11: Interrupt Vector Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ – 1)	Interrupt Vector Number	Read	All Ones	Ordinal of highest priority, enabled, active interrupt input

w - Width of Data Bus

IPR: Interrupt Pending Register






Figure 4: Interrupt Pending Register (IPR)


Table 6: Interrupt Pending Register

Bits	Name	Core Access	Reset Value	Description
0 : (w) ⁽¹⁾ – 1)	INT(n) – INT(0) (n ≤ w – 1)	Read	All Zeros	Interrupt Input (n) – Interrupt Input (0) '0' = Not active '1' = Active

^{1.} w - Width of Data Bus



IPR: Interrupt Pending Register



Tells you all pending interrupts; Why would you care if VPR tells you highest priority pending interrupt?




Figure 4: Interrupt Pending Register (IPR)


Table 6: Interrupt Pending Register

Bits	Name	Core Access	Reset Value	Description
0 : (w) ⁽¹⁾ – 1)	INT(n) – INT(0) (n ≤ w – 1)	Read	All Zeros	Interrupt Input (n) – Interrupt Input (0) '0' = Not active '1' = Active

w - Width of Data Bus



MER: Master Enable Register



Note: w - width of Data Bus

Figure 10: Master Enable Register (MER)


Table 12: Master Enable Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ – 3)	Reserved	N/A	All Zeros	Reserved
(w ⁽¹⁾ – 2)	HIE	Read / Write	'0'	Hardware Interrupt Enable '0' = Read – SW interrupts enabled Write – No effect '1' = Read – HW interrupts enabled Write – Enable HW interrupts
(w ⁽¹⁾ – 1)	ME	Read / Write	'0'	Master IRQ Enable '0' = IRQ disabled – All interrupts disabled '1' = IRQ enabled – All interrupts enabled

1. w - Width of Data Bus

w-1

IAR: Interrupt Acknowledge Register







Figure 6: Interrupt Acknowledge Register (IAR)

Table 8: Interrupt Acknowledge Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ – 1)	INT(n) – INT(0) (n≤w-1)	Write	All Zeros	Interrupt Input (n) - Interrupt Input (0) '1' = Clear Interrupt '0' = No action

w - Width of Data Bus

IAR: Interrupt Acknowledge Register



Clears a pending interrupt: What would happen if you did not clear the pending interrupt?





Figure 6: Interrupt Acknowledge Register (IAR)

Table 8: Interrupt Acknowledge Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ – 1)	INT(n) – INT(0) (n≤w-1)	Write		Interrupt Input (n) - Interrupt Input (0) '1' = Clear Interrupt '0' = No action

w - Width of Data Bus

IșR: Interrupt Status Register



Largely for Debugging: Writing a "1" will actually trigger interrupt




Figure 3: Interrupt Status Register (ISR)


Table 5: Interrupt Status Register

Bits	Name	Core Access	Reset Value	Description
0 : (w ⁽¹⁾ –1)	INT(n) – INT(0) (n ≤ w – 1)	Read / Write	All Zeros	Interrupt Input (n) – Interrupt Input (0) '0' = Not active '1' = Active

^{1.} w - Width of Data Bus



Programming Basics



To Set up:


- 1) Write to IER to set/clear particular interrupts
- 2) Write to MER to turn on and wait......

To Respond to Interrupt:

- 1) Read IVR to find out highest priority interrupt
- 2) Use (IVR) to branch to appropriate handler routine -handler routine:

1st handshake device to clear request—why?

Programming Basics



To Set up:

- 1) Write to IER to set/clear particular interrupts
- 2) Write to MER to turn on and wait......

To Respond to Interrupt:

- 1) Read IVR to find out highest priority interrupt
- 2) Use (IVR) to branch to appropriate handler routine -handler routine:

1st handshake device to clear request write to IAR register to clear

Execution Flow

My_handler: 0 Vector Table Read IVR 0 switch(IVR) case o: bri isr_routine_0 0 break; addi r1,r1,4 bri my_handler case 1: bri isr_routine_1 sub r1,r2,r3 break; add r1,r2,r3 0 0 bri loop 0 end case: 0 O 5)

Execution Flow

O Vector Table
O o addi r1,r1,4 bri my_handler
sub r1,r2,r3 add r1,r2,r3
bri loop
O o

My_handler:
Read IVR
switch(IVR)
case o: bri isr_routine_0
break;
case 1: bri isr_routine_1
break;
o
o
o
end case:

Isr_routine_x
Handshake device
(to clear rqst to PIC)
Write to IAR
(to clear PIC rqst)
Execute routine

o o o rti r14,8

5)