

---

# CSCE 4114

# Interrupts

David Andrews

[dandrews@uark.edu](mailto:dandrews@uark.edu)



# Interrupts

“An Asynchronous signal indicating the need for attention or a synchronous event in software indicating the need for a change in execution.”

Hardware interrupts introduced to avoid wasting the processor's valuable time in polling loops, waiting for external events.

-Wikipedia



# Interfacing


---

uBlaze




# Interfacing

---




# Interfacing

---




Interrupt

Signal can be edge triggered




# Interfacing




Interrupt

Signal can be edge triggered or level triggered



# Internal Processing

---



Save Program Counter


Clear Interrupt Enable (IE) Bit in MSR

---Jump to ISR routine and execute---



# Internal Processing

$r14 \leftarrow PC$   
 $PC \leftarrow 0x00000010$   
 $MSR[IE] \leftarrow 0$   
 $MSR[UMS] \leftarrow MSR[UM], MSR[UM] \leftarrow 0,$   
 $MSR[VMS] \leftarrow MSR[VM], MSR[VM] \leftarrow 0$   
 $Reservation \leftarrow 0$





# Internal Processing

$r14 \leftarrow PC$


$PC \leftarrow 0x00000010$

$MSR[IE] \leftarrow 0$

$MSR[UMS] \leftarrow MSR[UM], MSR[UM] \leftarrow 0,$

$MSR[VMS] \leftarrow MSR[VM], MSR[VM] \leftarrow 0$

$Reservation \leftarrow 0$




Interrupt

Only with MMU



# Internal Processing

$r14 \leftarrow PC$   
 $PC \leftarrow 0x00000010$   
 $MSR[IE] \leftarrow 0$



# New Concept: "Vectoring"

Event	Vector Address	Register File Return Address
Reset	0x00000000 - 0x00000004	-
User Vector (Exception)	0x00000008 - 0x0000000C	Rx
Interrupt	0x00000010 - 0x00000014	R14
Break: Non-maskable hardware	0x00000018 - 0x0000001C	R16
Break: Hardware		
Break: Software		
Hardware Exception	0x00000020 - 0x00000024	R17 or BTR
Reserved by Xilinx for future use	0x00000028 - 0x0000004F	-



# New Concept: "Vectoring"

---

```
0x00:  bri    _start1
0x04:  nop
0x08:  imm    high bits of address (user exception handler)
0x0c:  bri    _exception_handler
0x10:  imm    high bits of address (interrupt handler)
0x14:  bri    _interrupt_handler
0x20:  imm    high bits of address (HW exception handler)
0x24:  bri    _hw_exception_handler
```



# New Concept: "Vectoring"

0x00:	bri	<code>_start1</code>
0x04:	nop	
0x08:	imm	<i>high bits of address (user exception handler)</i>
0x0c:	bri	<code>_exception_handler</code>
0x10:	imm	<i>high bits of address (interrupt handler)</i>
0x14:	bri	<code>_interrupt_handler</code>
0x20:	imm	<i>high bits of address (HW exception handler)</i>
0x24:	bri	<code>_hw_exception_handler</code>



# Execution Flow

---

o

o

o

addi r1,r1,4

sub r1,r2,r3 ← *Bamb: Interrupt !*

add r1,r2,r3

bri loop

o

o

o



# Execution Flow

---

0

0


0

addi r1,r1,4

sub r1,r2,r3 ← *Bamb: Interrupt !*

add r1,r2,r3

bri loop



0

0

0



# Execution Flow

0

0

0

addi r1,r1,4

sub r1,r2,r3 ← *Bamb: Interrupt !*

add r1,r2,r3

bri loop

0

0

0

1) 

R14
-----

 ← 

PC
----

2) MSR[IE] ← 0





# Execution Flow

0

0

0

addi r1,r1,4

sub r1,r2,r3 ← *Bamb: Interrupt !*

add r1,r2,r3

bri loop

0

0

0

1) R14 ← PC

2) MSR[IE] ← 0

3) PC ← 0x00000010



# Execution Flow

0

0

0

addi r1,r1,4

sub r1,r2,r3

add r1,r2,r3

bri loop

0


0

0

4)

Vector Table

bri my_handler



My\_handler:

0

0

0

exception routine

0

0

0

rti r14,8



# Execution Flow

0

0

0

addi r1,r1,4

sub r1,r2,r3

add r1,r2,r3

bri loop

0


0

0

4)

Vector Table

bri my_handler



My\_handler:

0

0

0

exception routine

0

0

0

5) rti r14,8



# Execution Flow

0

0

0

addi r1,r1,4

sub r1,r2,r3

add r1,r2,r3

bri loop

0


0

0

Vector Table

4)

bri my_handler



My\_handler:

0

0

0

exception routine

0

0

0

MSR[IE] ← 1 ← 5) rti r14,8



# Execution Flow


0  
0  
0  
0  
0  
0  
0  
0

addi r1,r1,4  
sub r1,r2,r3  
add r1,r2,r3  
bri loop

4)

Vector Table

bri my_handler




My\_handler:

0  
0  
0  
0  
0  
0  
0

exception routine

MSR[IE] ← 1 ← 5) rti r14,8



# Execution Flow

0  
0  
0  
0  
0  
0  
0  
0

addi r1,r1,4  
sub r1,r2,r3  
add r1,r2,r3  
bri loop

4)

Vector Table


bri my_handler

My\_handler:

0  
0  
0  
0  
0  
0  
0

exception routine

MSR[IE] ← 1 ← 5) rti r14,8



# MSR: Machine Status Register




Figure 2-4: MSR



# MSR: Machine Status Register




Figure 2-4: MSR

IE:= Interrupt Enable

1= Enabled

0=Disabled





# MSR: Machine Status Register




Figure 2-4: MSR

MSR is a “Privileged” Register:



# MSR: Machine Status Register




Figure 2-4: MSR


MSR is a “Privileged” Register:

**msrclr**

Read MSR and clear bits in MSR

**msrclr**

**rD, Imm**



# MSR: Machine Status Register





Figure 2-4: MSR

MSR is a “Privileged” Register:

**msrclr**

Read MSR and clear bits in MSR


**msrclr**      rD, Imm



**msrset**

Read MSR and set bits in MSR

**msrset**      rD, Imm



# MSR: Machine Status Register





Figure 2-4: MSR

MSR is a “Privileged” Register:

**mfs**

Move From Special Purpose Register


**mfs**      **rD, rS**




**mts**

Move To Special Purpose Register

**mts**      **rS, rA**




# Where do Interrupts Come from ?




Devices External to CPU




# Our CPU Has 1 External Input



# Priority Interrupt Controller (PIC)




# Priority Interrupt Controller (PIC)






# Priority Interrupt Controller (PIC)



# PIC REGISTER SET




**Table 4: XPS INTC Registers and Base Address Offsets**

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros

1. If the number of interrupt inputs is less than the data bus width, the inputs will start with INT0. INT0 maps to the LSB of the ISR, IPR, IER, IAR, SIE, CIE, and additional inputs correspond sequentially to successive bits to the left



# IER: Interrupt Enable Register



D5572\_05\_041910

Figure 5: Interrupt Enable Register (IER)


Table 7: Interrupt Enable Register

Bits	Name	Core Access	Reset Value	Description
$0 : (w^{(1)} - 1)$	$INT(n) - INT(0)$ $(n \leq w - 1)$	Read / Write	All Zeros	Interrupt Input (n) – Interrupt Input (0) '1' = Interrupt enabled '0' = Interrupt disabled

1. w - Width of Data Bus



# IER: Interrupt Enable Register



D5572\_05\_041910

Figure 5: Interrupt Enable Register (IER)

Table 7: Interrupt Enable Register


Bits	Name	Core Access	Reset Value	Description
0 : (w <sup>(1)</sup> - 1)	INT(n) - INT(0) (n ≤ w - 1)	Read / Write	All Zeros	Interrupt Input (n) - Interrupt Input (0) '1' = Interrupt enabled '0' = Interrupt disabled

1. w - Width of Data Bus




Only Enables/Disables each interrupt: does not cause int

# IVR: Interrupt Vector Register



The IVR is a read-only register and contains the ordinal value of the highest priority, enabled, active interrupt input. INT0 (always the LSB) is the highest priority interrupt input and each successive input to the left has a correspondingly lower interrupt priority.

If no interrupt inputs are active then the IVR will contain all ones. The IVR is optional in the XPS INTC and can be parameterized out by setting C\_HAS\_IVR = 0. The Interrupt Vector Register (IVR) is shown in Figure 9 and described in Table 11.



Note: w - width of Data Bus

D5572\_09\_041910

Figure 9: Interrupt Vector Register (IVR)


Table 11: Interrupt Vector Register

Bits	Name	Core Access	Reset Value	Description
0 : (w <sup>(1)</sup> - 1)	Interrupt Vector Number	Read	All Ones	Ordinal of highest priority, enabled, active interrupt input

1. w - Width of Data Bus




# IVR: Interrupt Vector Register



Tells you highest priority pending Interrupt

The IVR is a read-only register and contains the ordinal value of the highest priority, enabled, active interrupt input. INT0 (always the LSB) is the highest priority interrupt input and each successive input to the left has a correspondingly lower interrupt priority.

If no interrupt inputs are active then the IVR will contain all ones. The IVR is optional in the XPS INTC and can be parameterized out by setting C\_HAS\_IVR = 0. The Interrupt Vector Register (IVR) is shown in Figure 9 and described in Table 11.



Note: w - width of Data Bus

D5572\_09\_041910

Figure 9: Interrupt Vector Register (IVR)


Table 11: Interrupt Vector Register

Bits	Name	Core Access	Reset Value	Description
0 : (w <sup>(1)</sup> - 1)	Interrupt Vector Number	Read	All Ones	Ordinal of highest priority, enabled, active interrupt input

1. w - Width of Data Bus



# IPR: Interrupt Pending Register



DS572\_05\_041910

Figure 4: Interrupt Pending Register (IPR)


Table 6: Interrupt Pending Register

Bits	Name	Core Access	Reset Value	Description
0 : ( $w$ ) <sup>(1)</sup> - 1	$INT(n) - INT(0)$ ( $n \leq w - 1$ )	Read	All Zeros	Interrupt Input ( $n$ ) - Interrupt Input (0) '0' = Not active '1' = Active


1.  $w$  - Width of Data Bus



# IPR: Interrupt Pending Register



Tells you all pending interrupts;  
Why would you care if VPR tells you  
highest priority pending interrupt?



DS572\_05\_041910

Figure 4: Interrupt Pending Register (IPR)

Table 6: Interrupt Pending Register


Bits	Name	Core Access	Reset Value	Description
0 : (w) <sup>(1)</sup> - 1	INT(n) - INT(0) (n ≤ w - 1)	Read	All Zeros	Interrupt Input (n) - Interrupt Input (0) '0' = Not active '1' = Active

1. w - Width of Data Bus





# MER: Master Enable Register



Note: w - width of Data Bus

D5572\_10\_041910

Figure 10: Master Enable Register (MER)


Table 12: Master Enable Register

Bits	Name	Core Access	Reset Value	Description
0 : (w <sup>(1)</sup> - 3)	Reserved	N/A	All Zeros	Reserved
(w <sup>(1)</sup> - 2)	HIE	Read / Write	'0'	Hardware Interrupt Enable '0' = Read – SW interrupts enabled Write – No effect '1' = Read – HW interrupts enabled Write – Enable HW interrupts
(w <sup>(1)</sup> - 1)	ME	Read / Write	'0'	Master IRQ Enable '0' = IRQ disabled – All interrupts disabled '1' = IRQ enabled – All interrupts enabled

1. w - Width of Data Bus



# IAR: Interrupt Acknowledge Register



DS572\_06\_041910

Figure 6: Interrupt Acknowledge Register (IAR)


Table 8: Interrupt Acknowledge Register

Bits	Name	Core Access	Reset Value	Description
$0 : (w^{(1)} - 1)$	$INT(n) - INT(0)$ $(n \leq w - 1)$	Write	All Zeros	Interrupt Input (n) – Interrupt Input (0) '1' = Clear Interrupt '0' = No action


1.  $w$  - Width of Data Bus



# IAR: Interrupt Acknowledge Register



Clears a pending interrupt:  
What would happen if you did not  
clear the pending interrupt ?



DS572\_06\_041910

Figure 6: Interrupt Acknowledge Register (IAR)


Table 8: Interrupt Acknowledge Register

Bits	Name	Core Access	Reset Value	Description
0 : (w <sup>(1)</sup> - 1)	INT(n) - INT(0) (n ≤ w - 1)	Write	All Zeros	Interrupt Input (n) - Interrupt Input (0) '1' = Clear Interrupt '0' = No action

1. w - Width of Data Bus



# IsR: Interrupt Status Register



Largely for Debugging: Writing a “1” will actually trigger interrupt




Figure 3: Interrupt Status Register (ISR)

Table 5: Interrupt Status Register


Bits	Name	Core Access	Reset Value	Description
0 : (w <sup>(1)</sup> - 1)	INT(n) – INT(0) ( $n \leq w - 1$ )	Read / Write	All Zeros	Interrupt Input (n) – Interrupt Input (0) '0' = Not active '1' = Active

1. w - Width of Data Bus



# Programming Basics

---



To Set up:

- 1) Write to IER to set/clear particular interrupts
- 2) Write to MER to turn on and wait.....

To Respond to Interrupt:


- 1) Read IVR to find out highest priority interrupt
  - 2) Use (IVR) to branch to appropriate handler routine
- handler routine:

1<sup>st</sup> handshake device to clear request— why ?



# Programming Basics

---



To Set up:

- 1) Write to IER to set/clear particular interrupts
- 2) Write to MER to turn on and wait.....

To Respond to Interrupt:

- 1) Read IVR to find out highest priority interrupt
- 2) Use (IVR) to branch to appropriate handler routine

-handler routine:

1<sup>st</sup> handshake device to clear request  
write to IAR register to clear



# Execution Flow

0

0

0

addi r1,r1,4

sub r1,r2,r3

add r1,r2,r3

bri loop

0

0

0

Vector Table

bri my_handler

My\_handler:

Read IVR

switch(IVR)

case 0: bri isr\_routine\_0

break;

case 1: bri isr\_routine\_1

break;

0

0

0

end case:

5)



# Execution Flow

0

0

0

addi r1,r1,4

sub r1,r2,r3

add r1,r2,r3

bri loop

0

0

0

Vector Table

bri my_handler

My\_handler:

Read IVR

switch(IVR)

case 0: bri isr\_routine\_0

break;

case 1: bri isr\_routine\_1

break;

0

0

0

end case:

Isr\_routine\_x

Handshake device  
(to clear rqst to PIC)

Write to IAR  
(to clear PIC rqst)

Execute routine

0

0

0

rti r14,8

5)

