We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent a371ba3 commit bf7da2dCopy full SHA for bf7da2d
llvm/lib/Target/AMDGPU/SOPInstructions.td
@@ -838,11 +838,10 @@ def S_CBRANCH_G_FORK : SOP2_Pseudo <
838
let SubtargetPredicate = isGFX6GFX7GFX8GFX9;
839
}
840
841
-let isCommutable = 1, Defs = [SCC] in {
+let isCommutable = 1, Defs = [SCC] in
842
def S_ABSDIFF_I32 : SOP2_32 <"s_absdiff_i32",
843
[(set i32:$sdst, (UniformUnaryFrag<abs> (sub_oneuse i32:$src0, i32:$src1)))]
844
>;
845
-} // End isCommutable = 1, Defs = [SCC]
846
847
let SubtargetPredicate = isGFX8GFX9 in {
848
def S_RFE_RESTORE_B64 : SOP2_Pseudo <
0 commit comments