Skip to content

[PowerPC][NFC] Apply clang-format to PPCInstrFuture.td #157135

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Sep 5, 2025
Merged

[PowerPC][NFC] Apply clang-format to PPCInstrFuture.td #157135

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
71 changes: 36 additions & 35 deletions llvm/lib/Target/PowerPC/PPCInstrFuture.td
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -13,35 +13,35 @@

class XOForm_RTAB5_L1<bits<6> opcode, bits<9> xo, dag OOL, dag IOL,
string asmstr, list<dag> pattern>
: I<opcode, OOL, IOL, asmstr, NoItinerary> {
: I<opcode, OOL, IOL, asmstr, NoItinerary> {
bits<5> RT;
bits<5> RA;
bits<5> RB;
bit L;

let Pattern = pattern;

bit RC = 0; // set by isRecordForm
bit RC = 0; // set by isRecordForm

let Inst{6...10} = RT;
let Inst{6...10} = RT;
let Inst{11...15} = RA;
let Inst{16...20} = RB;
let Inst{21} = L;
let Inst{21} = L;
let Inst{22...30} = xo;
let Inst{31} = RC;
let Inst{31} = RC;
}

multiclass XOForm_RTAB5_L1r<bits<6> opcode, bits<9> xo, dag OOL, dag IOL,
string asmbase, string asmstr,
list<dag> pattern> {
string asmbase, string asmstr, list<dag> pattern> {
let BaseName = asmbase in {
def NAME : XOForm_RTAB5_L1<opcode, xo, OOL, IOL,
!strconcat(asmbase, !strconcat(" ", asmstr)),
pattern>, RecFormRel;
let Defs = [CR0] in
def _rec : XOForm_RTAB5_L1<opcode, xo, OOL, IOL,
!strconcat(asmbase, !strconcat(". ", asmstr)),
[]>, isRecordForm, RecFormRel;
pattern>,
RecFormRel;
let Defs = [CR0] in def _rec
: XOForm_RTAB5_L1<opcode, xo, OOL, IOL,
!strconcat(asmbase, !strconcat(". ", asmstr)), []>,
isRecordForm, RecFormRel;
}
}

Expand Down Expand Up @@ -122,39 +122,40 @@ class VXForm_VRTAB5<bits<11> xo, dag OOL, dag IOL, string asmstr,

let Predicates = [IsISAFuture] in {
defm SUBFUS : XOForm_RTAB5_L1r<31, 72, (outs g8rc:$RT),
(ins g8rc:$RA, g8rc:$RB, u1imm:$L),
"subfus", "$RT, $L, $RA, $RB", []>;
(ins g8rc:$RA, g8rc:$RB, u1imm:$L), "subfus",
"$RT, $L, $RA, $RB", []>;
}

let Predicates = [HasVSX, IsISAFuture] in {
let mayLoad = 1 in {
def LXVRL
: XX1Form_memOp<31, 525, (outs vsrc:$XT), (ins (memr $RA):$addr, g8rc:$RB),
"lxvrl $XT, $addr, $RB", IIC_LdStLoad, []>;
def LXVRLL
: XX1Form_memOp<31, 557, (outs vsrc:$XT), (ins (memr $RA):$addr, g8rc:$RB),
"lxvrll $XT, $addr, $RB", IIC_LdStLoad, []>;
def LXVPRL
: XForm_XTp5_XAB5<31, 589, (outs vsrprc:$XTp), (ins (memr $RA):$addr, g8rc:$RB),
"lxvprl $XTp, $addr, $RB", IIC_LdStLFD, []>;
def LXVPRLL
: XForm_XTp5_XAB5<31, 621, (outs vsrprc:$XTp), (ins (memr $RA):$addr, g8rc:$RB),
"lxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
def LXVRL : XX1Form_memOp<31, 525, (outs vsrc:$XT),
(ins (memr $RA):$addr, g8rc:$RB),
"lxvrl $XT, $addr, $RB", IIC_LdStLoad, []>;
def LXVRLL : XX1Form_memOp<31, 557, (outs vsrc:$XT),
(ins (memr $RA):$addr, g8rc:$RB),
"lxvrll $XT, $addr, $RB", IIC_LdStLoad, []>;
def LXVPRL : XForm_XTp5_XAB5<31, 589, (outs vsrprc:$XTp),
(ins (memr $RA):$addr, g8rc:$RB),
"lxvprl $XTp, $addr, $RB", IIC_LdStLFD, []>;
def LXVPRLL : XForm_XTp5_XAB5<31, 621, (outs vsrprc:$XTp),
(ins (memr $RA):$addr, g8rc:$RB),
"lxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
}

let mayStore = 1 in {
def STXVRL
: XX1Form_memOp<31, 653, (outs), (ins vsrc:$XT, (memr $RA):$addr, g8rc:$RB),
"stxvrl $XT, $addr, $RB", IIC_LdStLoad, []>;
def STXVRLL
: XX1Form_memOp<31, 685, (outs), (ins vsrc:$XT, (memr $RA):$addr, g8rc:$RB),
"stxvrll $XT, $addr, $RB", IIC_LdStLoad, []>;
def STXVRL : XX1Form_memOp<31, 653, (outs),
(ins vsrc:$XT, (memr $RA):$addr, g8rc:$RB),
"stxvrl $XT, $addr, $RB", IIC_LdStLoad, []>;
def STXVRLL : XX1Form_memOp<31, 685, (outs),
(ins vsrc:$XT, (memr $RA):$addr, g8rc:$RB),
"stxvrll $XT, $addr, $RB", IIC_LdStLoad, []>;
def STXVPRL : XForm_XTp5_XAB5<31, 717, (outs),
(ins vsrprc:$XTp, (memr $RA):$addr, g8rc:$RB),
"stxvprl $XTp, $addr, $RB", IIC_LdStLFD, []>;
def STXVPRLL : XForm_XTp5_XAB5<31, 749, (outs),
(ins vsrprc:$XTp, (memr $RA):$addr, g8rc:$RB),
"stxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
def STXVPRLL
: XForm_XTp5_XAB5<31, 749, (outs),
(ins vsrprc:$XTp, (memr $RA):$addr, g8rc:$RB),
"stxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
}

def VUPKHSNTOB : VXForm_VRTB5<387, 0, (outs vrrc:$VRT), (ins vrrc:$VRB),
Expand Down
Loading