Skip to content

miya4649/mini16_cpu

Repository files navigation

Mini16-CPU

Very small and high performance CPU written in Verilog HDL

Features

16bit RISC like ISA

Variable register, data width (16, 32, 64bits ...)

7 stage pipeline

Highly parameterized design

FPGA logic usage (CPU only)

AMD Kria KV260: 50 CLB (181 LUTs)

Kintex UltraScale+ (xcku3p-ffva676-3): 51 CLB (186 LUTs)

Maximum frequency

AMD Kria KV260: 510 MHz (Proofed)

Kintex UltraScale+: 710 MHz (Simulation)

Documents and Latest Version (Japanese)

http://cellspe.matrix.jp/zerofpga/mini16_cpu.html