Fixes #110 : documentation updated accordingly

Signed-off-by: Szymon Bieganski <szymon.bieganski@oss.nxp.com>
openhwgroup · Jun 19, 2023 · 3144ad6 · 3144ad6
1 parent 5c47568
commit 3144ad6
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/doc/02_user/integration.rst b/doc/02_user/integration.rst
@@ -133,7 +133,7 @@ Interfaces
 |                            |                         |     | from :ref:`csr-mhartid` CSR            |
 +----------------------------+-------------------------+-----+----------------------------------------+
 | ``boot_addr_i``            | 32                      | in  | First program counter after reset      |
-|                            |                         |     | = ``boot_addr_i`` + 0x80,              |
+|                            |                         |     | = ``boot_addr_i``,                     |
 |                            |                         |     | see :ref:`exceptions-interrupts`       |
 +----------------------------+-------------------------+-----+----------------------------------------+
 | ``instr_*``                | Instruction fetch interface, see :ref:`instruction-fetch`              |

diff --git a/doc/03_reference/exception_interrupts.rst b/doc/03_reference/exception_interrupts.rst
@@ -14,7 +14,7 @@ The base address of the vector table is initialized to the boot address (must be
 The base address can be changed after bootup by writing to the ``mtvec`` CSR.
 For more information, see the :ref:`cs-registers` documentation.
 
-The core starts fetching at the address made by concatenating the most significant 3 bytes of the boot address and the reset value (0x80) as the least significant byte.
+The core starts fetching at the address made by the most significant 3 bytes of the boot address.
 It is assumed that the boot address is supplied via a register to avoid long paths to the instruction fetch unit.
 
 Privilege Modes