Skip to content
View pravinzode's full-sized avatar

Block or report pravinzode

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Sept-2025-Verilog_HDL Sept-2025-Verilog_HDL Public

    Repository created for Sept 2025 Batch of CDAC

    Verilog 3 2