CSCI 463 Assignment 3 – Microcode Machine

20 Points - Due Tuesday, November 12, 2019 at 23:59

Abstract

In this assignment, you will use the machine simulator demonstrated in lecture to complete the design and implementation of a microcode program that will implement the instruction set described herein.

1 Input

The simulator reads two files:

- 1. Microcode expressed as discussed below.
- 2. Up to 256 bytes expressed in hex that will be loaded into the system memory before the microcode starts executing.

The microcode for this machine can be developed by starting with the instruction *fetch*, *decode* and *execute* example code discussed in class, given on blackboard and reproduced in Figure 1.

The headings in Figure 1 match the columns and number of bits in each field of the microcode input file that you must create. Note that, in this microcode format, all fields have their values expressed in hex.

2 Instruction Definitions

The descriptions in this section specify the operations that have to take place in addition to those in the instruction fetch and decode logic. Specifically, these descriptions assume that the PC register has been incremented prior to the pseudocode that is given below for each instruction.

2.1 NOP

Do nothing.

This instruction does nothing except to advance the PC register to the next instruction. Therefore there is nothing to do after the instruction fetch and decode logic has advanced the PC register.

2.2 LDI Ra,imm

Load the contents of a memory byte that appears in the instruction stream immediately after the instruction opcode into register Ra.

Pseudocode:

 $\begin{aligned} & \text{MAR} \leftarrow \text{PC} \\ & \text{MBR_IN} \leftarrow \text{mem} \\ & \text{Ra} \leftarrow \text{MBR_IN} \\ & \text{PC} \leftarrow \text{PC+1} \end{aligned}$

2.3 ST Ra,imm

Store the contents of register Ra into memory at the absolute address that appears in the instruction stream immediately after the instruction opcode.

Pseudocode:

 $\begin{aligned} & \text{MAR} \leftarrow \text{PC} \\ & \text{MBR_IN} \leftarrow \text{mem} \\ & \text{MAR} \leftarrow \text{MBR_IN} \\ & \text{MBR_OUT} \leftarrow \text{Ra} \\ & \text{mem}(\text{MAR}) \leftarrow \text{MBR_OUT} \\ & \text{PC} \leftarrow \text{PC+1} \end{aligned}$

2.4 ADD Ra, Rb

Add the contents of Rb to Ra.

Pseudocode:

 $\begin{aligned} & Ra \leftarrow Ra + Rb \\ & FLAGS \leftarrow ALU_status \end{aligned}$

2.5 SUB Ra, Rb

Add the contents of Rb from Ra.

Pseudocode:

 $\begin{aligned} & Ra \leftarrow Ra - Rb \\ & FLAGS \leftarrow ALU_status \end{aligned}$

2.6 XOR Ra, Rb

Exclusive-or the contents of Ra with Rb.

Pseudocode:

 $\begin{aligned} Ra \leftarrow Ra \oplus Rb \\ FLAGS \leftarrow ALU_status \end{aligned}$

2.7 AND Ra, Rb

Add the contents of Ra with Rb.

Pseudocode:

 $\begin{aligned} Ra \leftarrow Ra \wedge Rb \\ FLAGS \leftarrow ALU_status \end{aligned}$

2.8 OR Ra, Rb

OR the contents of Ra with Rb.

Pseudocode:

 $\begin{aligned} Ra \leftarrow Ra \lor Rb \\ FLAGS \leftarrow ALU_status \end{aligned}$

2.9 MOV Ra, Rb

Copy the contents of Rb into Ra.

Pseudocode:

 $Ra \leftarrow Rb$

Note that the MOV instruction does NOT change the ALU flag register(s).

2.10 LD Ra,mem(imm)

Load the contents of a memory byte from the address that appears in the instruction stream immediately after the opcode into register Ra.

Pseudocode:

 $\begin{aligned} \text{MAR} &\leftarrow \text{PC} \\ \text{MBR_IN} &\leftarrow \text{mem} \\ \text{MAR} &\leftarrow \text{MBR_IN} \\ \text{MBR_IN} &\leftarrow \text{mem} \\ \text{Ra} &\leftarrow \text{MBR_IN} \\ \text{PC} &\leftarrow \text{PC+1} \end{aligned}$

2.11 B imm

Branch to the *absolute* address in the byte that appears in the instruction stream immediately after the instruction opcode. (Note that this is similar to the LDI Ra,imm instruction except that it will store the fetched address byte into the into the PC register (rather than Ra.)

Pseudocode:

 $\begin{aligned} \text{MAR} &\leftarrow \text{PC} \\ \text{MBR_IN} &\leftarrow \text{mem} \\ \text{PC} &\leftarrow \text{MBR_IN} \end{aligned}$

2.12 BR imm

Branch to the *relative* address in the byte that appears in the instruction stream immediately after the instruction opcode.

A relative branch is implemented by adding the imm operand (as am 8-bit signed value) to the PC register.

Pseudocode:

 $\begin{aligned} \text{MAR} &\leftarrow \text{PC} \\ \text{MBR_IN} &\leftarrow \text{mem} \\ \text{PC} &\leftarrow \text{PC} + 1 \\ \text{PC} &\leftarrow \text{PC} + \text{MBR_IN} \end{aligned}$

Note that the PC register should be pointing to the em next instruction before the addition is performed! Therefore, the following is an endless loop:

BR Oxfe

2.13 BZ PC+imm

If the Z flag is set then branch to the relative address that appears in the instruction stream immediately after the opcode.

Pseudocode:

```
\begin{aligned} \text{MAR} \leftarrow \text{PC} \\ \text{PC} \leftarrow \text{PC} + 1 \\ \text{MBR\_IN} \leftarrow \text{mem} \\ \text{PC} \leftarrow \text{PC} + \text{MBR\_IN} \end{aligned} else \begin{aligned} \text{PC} \leftarrow \text{PC} + 1 \end{aligned}
```

Note that this instruction is implemented using a branch table (similar to the instruction decode) but with the uc_addr_mux set to 1 (as opposed to 2.) When uc_addr_mux = 1, the next microcode instruction address is determined by replacing the 4 LSBs if the uc_next_addr field with the current value of the FLAGs register. To implement a conditional branch set up a branch table and provide a uc_next_addr value for those table entries where Z is true to that of the unconditional relative branch microcode and for the other table entries provide a uc_next_addr value that will execute microcode that will add 1 to the PC register and proceed to the instruction fetch code.

2.14 BNZ PC+imm

If the Z flag is not set then branch to the relative address that appears in the instruction stream immediately after the opcode.

Pseudocode:

```
\begin{aligned} \text{if (!Z)} \\ & \text{MAR} \leftarrow \text{PC} \\ & \text{PC} \leftarrow \text{PC} + 1 \\ & \text{MBR\_IN} \leftarrow \text{mem} \\ & \text{PC} \leftarrow \text{PC} + \text{MBR\_IN} \end{aligned} else & \text{PC} \leftarrow \text{PC} + 1
```

This can be implemented identically to the BZ instruction but by using a different set of branch table entries.

3 Your Microcode File

As seen below, your microcode can have comments. Anything after the pound-sign '#' is ignored as are blank lines and lines that only have comments in them. Be as verbose as is necessary so that you can remember your intentions as you debug your code.

Example Microcode Input File Format With Comments

```
##############################
 # LDI Ra, imm
 # fetch the byte in memory that the PC is pointing to now
              0
                  0 1 0 0 0
                                                       # MAR <- PC
          0 0
                              0 0
                                   7
                                      0 4 0
                                             7 1101
                         0
            0
              0
                  0
                    0
                      0
                           0
                               0
                                 0
                                   7
                                      0
                                         4
                                          0
                                             7
                                               1102
 1102 0
            0
              0
                  0
                    0
                      0
                         0
                           1
                               0
                                 0
                                   7
                                      0
                                        7 0
                                             7
                                               1103
                                                       # MBR_IN <- d_in
               0
                         0
                           0
                              0
                                 0
                         0
                           0
                               1
                                 1
                                   7
                                           0 4
                                                         Ra <- MBR_IN
9 1105 0
          0 0
              0
                  0
                    0
                      0
                         0 0
                              0 1 7
                                      0 7 0 4 1106
```

D0000 0 0 0 0 0 0 0 0	ROM & ddress	UC SOOT MILL	" 4/1 4/2]	16737 TO 1873	44 5 50 DA	UC MILLA	UCAL WOOLLY	ON TO DO	UC TOUT	UC IN WO		177 30 3n	10 30 Ador	4C 1 4 7 (3)	UC 3 TO TO	10 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	15, 14, 15, 14, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16	note
Opcode fetch																		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		- 11	U	0	U	U	0	0	0	U	0	0	0	1	U	(0001	do notning
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	opcode f																	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		III -	1 1			1	0	0			0			4				\mid MAR \leftarrow PC
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			1 1															$MBR_IN \leftarrow mem$
0005			-		_	-			-				_					
increment PC register		11	-		-	-			- 1									1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0005 0	0 0	0	0	0	0	0	0	0	0	0	5	0	7	0	$\mid 4 \mid \mid$	0006	falling uc_reg_we_clk
0007	incremen	increment PC register																
0007 0 0 0 0 1 0 0 0 0 0	0006 0	0 0	0	1 1	0	0	0	0	0	1	0	4	0	4	0	7	0007	$PC \leftarrow PC+1$
	0007 0	0 0	0	1		0				0	0	$\mid 4 \mid$	0	4	0		0010	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				<u> </u>	1 0	0	0 1	0	l o l	1 0	1 0	l o l	1 0	l 7	0	l II	00.00	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		- 11			0	0	0	0	0	0	0	0	0	7	0	7	0010	branch using opcode in IR
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	opcode l	orancl	ı tak	ole														
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	00f0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	7	0	7	1000	opcode 0 NOP
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	00f1 0	0 0	0	0	0	0	0	0	0	0	0	0	0	7	0	7	1100	opcode 1 LDI Ra,imm
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	00f2 0	0 0	0	0	0	0	0	0	0	0	0	0	0	7	0	7	1200	opcode 2 ST Ra,imm
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		0 0	0		0	0	0	0	0	0	0						1300	1 -
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						-				0								· -
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		11				-				1								· -
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		11 -	1			-					l							, ,
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		11 -	1 1			-				_								_ ·
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		11 -	1 1		_	-	- 1			_			_					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1	11	-		_	-	- 1			_			_					, , , ,
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		11	-		_	-	- 1			_			_					I -
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			- 1		_	-				_								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		11 -																1 *
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		- 11								1								1 -
		- 11	1 1															1 -
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$														1 1				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$. II o	1 0	<u> </u>	1 0	0	0	0	l o l	<u> </u>	1 0	l o l	1.0	l 7	0	l 7 II	0001	t - : f-t-1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		- 11			l				' '	1	l	U	U	(U	(0001	go to msn ietcn
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			# R	d ←	mer	n(P	C),	PC		'C+								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			1 1															$MAR \leftarrow PC$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$								_		_								MDD IN (1:
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		-																MBK_IN ← d_in
		- 11			_	_		_					_					R ₂ ← MRD IN
					_	_		_					_					na ← miduin
						_	- 1	_					_					$ PC \leftarrow PC+1$
		-			_	_	- 1	-					_					
																		go to insn fetch

Figure 1: Microcode Fetch, Decode And Execute Example Code

```
10 1106 0
          0 0 1
                  0 0 0 0 0
                              1 0 4
                                     0 4 0 7 1107
                                                      # PC <- PC+1
  1107 0
          0 0 1
                  0 0 0 0 0
                              0 0 4
                                     0 4 0 7 1108
                                                      #
12 1108 0
          0 0 0
                  0 0 0 0 0
                              0 0 0
                                     0 7 0 7 0001
                                                      # go to insn fetch
```

A memory image dump file is formatted as a set of whitespace-separated hex byte values as many or as few per line as you prefer as shown below. The byte values will be placed into memory starting at address zero in the order appearing in your input file.

Anything after a pound-sign '#' is ignored as are blank lines and lines that only have comments in them.

```
An Example Memory Dump Input File
```

```
1 00  # nop
2 10 55  # 1di R0,0x55
3 ff ff  # halt
```

4 Output

The simulator will reset the CPU, load the input memory dump, print the initial memory contents, the register state every time it encounters an microcode instruction with uc_addr_mux set to 2 (effectively printing the instruction stream each time an opcode is fetched) and then another memory dump when it is halted.

The interpreter will halt when it encounters an undefined instruction. For debugging purposes, you can take advantage of this by branching to an address that has no microcode instruction in it.

Your program must properly execute the instructions from the given memory image.

The test memory image will expect to terminate by executing an opcode whose value is Oxff. (Hence the definition of the HALT instruction above.)

5 File You Must Write

You will create and submit one file for this assignment.

Create a directory named prog3 and place your source files for this assignment within. Implement your solution for this assignment in the file named prog3.uc.

When we grade your assignment, we will compile and run it on hopper.cs.niu.edu using this command with a special test memory dump file designed to rigorously test your CPU:

~winans/csci463/a3/ucsim prog3.uc test.mem

6 How To Hand In Your Program

When you are ready to turn in your assignment, make sure that the only file in your prog3 directory is the prog3.uc file discussed above. Then, in the parent of your prog3 directory, use the mailprog.463 command to send the contents of the files in your prog3 project directory to your TA like this:

```
mailprog.463 prog3
```

If mailprog.463 detects and problems, it will inform you that you have not followed the instructions given above and provide some hints how to proceed. If you followed these instructions you will see the following:

7 Grading

The grade you receive on this programming assignment will scored according to the syllabus and its ability to execute on the CSCI Department's computer.

It is your responsibility to test your program thoroughly. While grading, a variety of instructions will be executed with different operand values.

8 The ucsim Simulator

For this assignment, the ucsim command may be executed with different levels of verbose output:

- ucsim prog3.uc test.mem

 Run with minimal output. This is how your program will be graded and is shown in the example test run below. This will dump the contents of the CPU regs and a description of the instruction that should be executed each time the simulator encounters a microcode instruction with uc_addr_mux = 2.
- ucsim prog3.uc -v1 test.mem

 Run with a dump of the CPU signal state after each microcode instruction is executed. Use this mode to debug individual microcode instructions. Remember that you can easily halt the simulator at any point in your microcode logic by specifying the value ffff as the instruction's uc_next_addr field.
- ucsim prog3.uc -v2 test.mem

 This will add a memory dump after each microcode instruction
- ucsim prog3.uc -v3 test.mem

 This is an abbreviated version of -v1 that you might find useful.

9 Hints

Start by creating a memory image with NOP and HALT instructions to verify that you can execute the simulator and recognize the output.

Do the easy ones first! The ADD, SUB and other RR instructions that only use the ALU are the easiest to complete. Implement and test the ADD instruction first. Proceed implementing the rest of the RR instructions by copying the ADD microcode as a template. The only things you should have to change for each RR instruction will be the microcode address and uc_alu_XXX fields.

In order to set FLAGs register as part of an instruction, such as ADD for example, the ALU outputs alu_n, alu_z, alu_uo and alu_so have to be stored into the FLAG register at the same time that the sum is being calculated (and, perhaps, stored into the Ra register). In other words, you should expect to have to assert

both of the uc_reg_we_clk and uc_alu_flags_clk signals at the same time if you want to store both the sum and the flags.

In order to make copying microcode segments easier, do not do more than one thing in each microcode instruction. For example, note the contrast in the way that the given LDI code above at addresses 1100-1103 is implemented using pairs of microcode instructions versus the same logic in the fetch code at addresses 0001-0002. The former is easier to cleanly extract just one of the two operations without cleaning up the interference of the other operation afterword.

Don't forget to save the ALU state in the flags register during operations such as ADD, SUB... so that they can be used later on in conditional branch instructions. (Note that MOV does *not* set the ALU flags. If you copy and paste your code for opcodes 3-7 then make sure that you don't accidentally set the ALU flags for opcode 8 too!)

When executing a conditional branch instruction, make sure that you remember to advance the PC register to skip over the immediate operand (if you use it or not). Look closely at the operand values in the example memory dump and corresponding output below.

10 An Example Test Run

Here is an example of a test run with matching output.

Example Memory Dump

```
00
            # NOP
  a0 10
            # B 0x10
  # some junk data to jump over
  ff ff
  10 11
            # LDI R0,0x11
            # LDI RO,0
  10 0
  10 60
            # LDI R0,0x60
  30
            # ADD RO, RO
  20 f0
            # ST RO,0xf0
            # SUB RO, RO
  40
13
            # LDI R1,0x55
                                R1 = 0 \times 55
  14 55
14
  18 50
            # LDI R2,0x50
                                R2 = 0 \times 50
15
            # XOR R1,R2
  56
                                R1 = 0 \times 05, R2 = 0 \times 50
16
17
  76
            # OR R1, R2
                                R1 = 0 \times 55, R2 = 0 \times 50
18
  66
            # AND R1,R2
                                R1 = 0 \times 50, R2 = 0 \times 50
19
20
21
  84
            # MOV R3,R1
                                R1=0x50, R2=0x50, R3=0x50
22
            # LD R0,(0xf0)
                               R0 = 0 \times c0
23
  90 f0
24
  b0 02
            # BR 0x02
            # (this is to be branched over to get to next insn)
  ff ff
26
27
  0.0
            # NOP
28
29
  # Count from 4 to 0 using R1 as the counter
  10 00
            # LDI R0,0x00
  14 04
            # LDI R1,0x04
  18
     01
            # LDI R2,0x01
33
  1c 00
            # LDI R3,0x00
                                R0=0x00, R1=0x04, R2=0x01, R3=0x00
```

```
35
            # SUB R1,R2
36
  46
            # BNZ Oxfd
37
  d0 fd
                                PC = PC - 3
39
  c0 01
            # BZ +1 (skip over the following HALT
40
  ff
            # HALT
41
            # HALT
42
  eе
            # HALT
  ff
43
```

Example Output

```
Memory before execution begins:
  0000: 00 A0 10 FF FF FF FF
                                    FF FF FF FF FF FF
  0010: 10 11 10
                     10
                            30
                                    FΟ
                                       40
                                          14
  0020: 66 8D 90 F0 B0
                                       10
  0030: 00 46 D0 FD
                     CO 01 FF
                               EΕ
                                    FF
                                       00
                                          00
                                              00
                                                 00
  0040: 00 00 00
                  00 00 00
                            0.0
                               0.0
                                    00
                                       00
                                          0.0
                                              00 00
                                                    00 00
  0050: 00 00 00 00 00 00
                               0.0
                                    0.0
                                       0.0
                                          0.0
                            0.0
                                              0.0
  0060: 00 00 00 00 00
                         00
                            00
                               0.0
                                    00
                                       00
                                           00
                                              00
                                                 00
                                                     00
  0070: 00 00 00 00 00
                         00
                            00
                               00
                                    00
                                       00
                                           00
                                              00
                                                 00
                                                     00
10
  0080: 00 00
               00
                  00
                     00
                         00
                            00
                                00
                                    00
                                       00
                                           00
                                              00
  0090: 00 00
                                    00
11
               0.0
                   0.0
                      0.0
                         0.0
                            0.0
                                0.0
                                        0.0
                                           0.0
                                              0.0
                                                 0.0
  00A0: 00 00 00
                  00 00
                         00
                            00 00
                                    00
                                       00
                                           00
                                              0.0
                                                 0.0
                                                     00
                                                        00
                                                           0.0
                                       00
  00B0 · 00 00 00 00 00
                         0.0
                            00 00
                                    00
                                          0.0
                                              0.0
                                                 0.0
                                                    0.0
                                                        0.0
                                                           00
  00C0: 00 00 00 00 00 00 00 00
                                       0.0
                                    0.0
                                          00 00 00 00 00 00
  00D0: 00 00 00 00 00 00 00
                                    00
                                       00
                                          00 00
                                                 0.0
                                                    00 00 00
  OOEO: 00 00 00 00 00 00 00 00
                                    00 00
                                          00 00 00 00 00 00
16
  00F0: 00 00 00 00 00 00 00
                                    00
                                       00
17
                                          00 00
                                                 0.0
18
  00: 00
             NOP
                                  R0=00 R1=00 R2=00 R3=00 ----
19
  01: a0 10 B
                                  R0=00 R1=00 R2=00 R3=00 ----
20
                   0 \times 10
  10:
      10 11 LDI
                   R0,0x11
                               #
                                  R0=00 R1=00 R2=00 R3=00 ----
  12:
      10 00 LDI
                   R0,0x00
                               #
                                  R0=11 R1=00 R2=00 R3=00 ----
23
  14:
      10
         60 LDI
                   R0,0x60
                               #
                                  R0=00 R1=00 R2=00 R3=00 ----
      30
             ADD
                                  R0=60 R1=00 R2=00 R3=00
24
  16:
                   RO, RO
                               #
  17:
      20 f0 ST
                   RO,0xf0
                               #
                                  R0=c0 R1=00 R2=00 R3=00 -N-S
25
                                  R0 = c0 R1 = 00 R2 = 00 R3 = 00 -N-S
  19: 40
             SUB
                  RO,RO
                               #
                   R1,0x55
                               #
                                  R0=00 R1=00 R2=00 R3=00 Z---
  1a: 14 55 LDI
                               #
  1c: 18 50 LDI
                   R2,0x50
                                  R0=00 R1=55 R2=00 R3=00 Z---
29 1e: 56
             XOR
                   R1, R2
                               #
                                  R0=00 R1=55 R2=50 R3=00 Z---
                   R1, R2
                                  R0=00 R1=05 R2=50 R3=00 ---S
30
  1f: 76
             OR
  20: 66
             AND
                   R1, R2
                                  R0=00 R1=55 R2=50 R3=00
31
  21: 8d
             MOV
                   R3, R1
                                  R0=00 R1=50 R2=50 R3=00 ---S
                               #
32
  22: 90 f0 LD
                                  R0=00 R1=50 R2=50 R3=50 ---S
33
                   RO,(0xf0)
                               #
  24: b0 02 BR
                   0x02
                               #
                                  R0=c0 R1=50 R2=50 R3=50 ---S
  28: 00
             NOP
                               #
                                  R0=c0 R1=50 R2=50 R3=50 ---S
36
  29:
      10 00 LDI
                   R0,0x00
                               #
                                  R0=c0 R1=50 R2=50 R3=50
  2b: 14 04 LDI
                  R1,0x04
                                  R0=00 R1=50 R2=50 R3=50
37
  2d: 18 01 LDI
                  R2,0x01
                               #
                                  R0=00 R1=04 R2=50 R3=50 ---S
38
  2f: 1c 00 LDI
                                  R0=00 R1=04 R2=01 R3=50 ---S
                  R3,0x00
                               #
40 31: 46
             SUB
                  R1,R2
                               #
                                  R0=00 R1=04 R2=01 R3=00 ---S
                               #
  32: d0 fd BNZ
                                  R0=00 R1=03 R2=01 R3=00 ----
                   0xfd
                                  R0=00 R1=03 R2=01 R3=00 ----
42 31: 46
             SUB
                  R1, R2
                               #
43 32: d0 fd BNZ
                               #
                                  R0=00 R1=02 R2=01 R3=00 ----
                   0xfd
44 31: 46
             SUB
                   R1, R2
                                  R0=00 R1=02 R2=01 R3=00 ----
45 32: d0 fd BNZ
                               #
                                  R0=00 R1=01 R2=01 R3=00 ----
                   0xfd
46 31: 46
             SUB
                               #
                                  R0=00 R1=01 R2=01 R3=00 ----
                   R1,R2
47 32: d0 fd BNZ
                  0xfd
                               #
                                  R0=00 R1=00 R2=01 R3=00 Z---
```

```
48 34: c0 01 BZ
                 0x01
                               R0=00 R1=00 R2=01 R3=00 Z---
  37: ee
            HALT
                               R0=00 R1=00 R2=01 R3=00 Z---
50 Execution halted after 477 operations.
52 Memory after execution ends:
53 0000: 00 A0 10 FF FF FF FF
                                 FF FF FF FF FF FF
54 0010: 10 11 10 00 10 60 30 20
                                 F0 40 14 55 18 50 56 76
55 0020: 66 8D 90 F0 B0 02 FF FF
                                 00 10 00 14 04 18 01 1C
56 0030: 00 46 D0 FD C0 01 FF EE
                                 FF 00
                                       00 00 00 00 00 00
  0040: 00 00 00 00 00 00 00
                                 00 00
                                       00 00 00 00 00 00
  0050: 00 00 00 00 00 00 00 00
                                 00 00
                                       00
                                          00
                                             00 00 00 00
  0060: 00 00 00 00 00
                       00
                          00 00
                                 00
                                    00
                                       00
                                           00
                                              00
                                                00
                                                       00
  0070: 00 00 00 00 00
                       00
                          00 00
                                 00
                                    00
                                       00
                                          00
                                             00 00
                                                    00
  0080: 00 00 00 00 00
                       00
                          00 00
                                 00
                                    00
                                       00 00
                                             00 00 00
                                                       00
62 0090: 00 00 00 00 00 00 00
                                 00
                                    00
                                       00 00 00 00 00
                                                       00
63 00A0: 00 00 00 00 00 00 00
                                 00 00
                                       00 00 00 00 00 00
64 00B0: 00 00 00 00 00 00 00
                                 00 00
                                       00 00 00 00 00 00
65 00C0: 00 00 00 00 00
                       00
                          00 00
                                 00
                                    00
                                       00
                                          00
                                             00
                                                00 00 00
66 00D0: 00 00 00 00 00
                       00
                          00 00
                                 00
                                    00
                                       00
                                                00 00 00
67 00E0: 00 00 00 00 00 00 00
                                 00 00 00 00 00 00 00 00
68 00F0: CO 00 00 00 00 00 00 00
                                 00 00 00 00 00 00 00 00
```