Skip to content

sayden/verilog-tutorials

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

57 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

verilog-tutorials

  • hello -> A simple hello world in Verilog Link
  • comparator -> A 1 bit comparator with test bench Link
  • 2-bit-comparator -> 2 bits comparator with vectors Link
  • gate_level_modeling -> 1 bit comparator using primitives gates Link
  • comparator_bitwise -> A 1 bit comparator using the bitwise operators Link
  • udp -> Using user defined primitives and tables Link
  • adder -> A 2 bit adder with carry out, carry in and result Link
  • multiplexer -> 2 to 1 and 4 to 2 multiplexer Link
  • always -> Use of always block Link
  • if-statement -> Use of an if statement Link
  • case-statement -> Use of case statement together with if Link
  • sequential_circuits -> Doing flip-flops; Link
  • shift_register -> Simple shift register Link
  • binary_counter -> A counter of 4 bits Link

Thanks for http://www.referencedesigner.com/ for the tutorials

  • 24_bit_counter -> Show 4 MSB of a 24 bit counter using the internal 12Mhz FPGA clock Link
  • Prescaler -> Taking the 12Mhz clock of the Icestick and reduce it's speed to turn on and off a LED. Link
  • Multiple Prescalers -> Using the previuos example, reuse the same module one for each led to prescale 4 different periods. Link
  • 4 bit counter -> An improved counter using the previous 22 bit prescaler Link
  • 4 bit register -> Maintains the state of 4 register to turn lights on and off Link
  • Initializer Link
  • 2_to_1_multiplexer -> A 2 inputs selector Link
  • M_to_1_multiplexer -> A typical M to 1 multiplexer implemented with 4 inputs Link
  • reg_init A multiplexor with input and initializer Link
  • n_bits_register -> Registro de N bits con reset síncrono Link
  • freq_divider -> Frequency divider Link
  • second_counter -> Second counter of 4 bits (0-15) Link
  • tone_generator -> A tone generator Link
  • notes_seq -> Sequences of notes Link
  • echowire -> Async communications using UART with a PC Link
  • echowire -> Async communications using UART with a PC 2 Link

Thank to Obijuan for his tutorials of Verilog and FPGA's. Link

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published