Skip to content
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion arch/riscv/boot.c
Original file line number Diff line number Diff line change
Expand Up @@ -71,7 +71,7 @@ __attribute__((naked, section(".text.prologue"))) void _entry(void)
"csrw mtvec, t0\n"

/* Enable machine-level external interrupts (MIE.MEIE).
* This allows peripherals like the CLINT timer to raise interrupts.
* This allows peripherals like the UART to raise interrupts.
* Global interrupts remain disabled by mstatus.MIE until the scheduler
* is ready.
*/
Expand Down