This is a 4*4 Array_Multiplier_project using Verilog HDL. This is successfully implemented on FPGA board.
-
Updated
Oct 2, 2023 - Tcl
This is a 4*4 Array_Multiplier_project using Verilog HDL. This is successfully implemented on FPGA board.
day 7 task
Add a description, image, and links to the arraymultiplier topic page so that developers can more easily learn about it.
To associate your repository with the arraymultiplier topic, visit your repo's landing page and select "manage topics."