General purpose processor with a RISC architecture and a five stage pipeline, implemented on a Cyclone IV FPGA using a development board
-
Updated
Jun 23, 2021 - Verilog
General purpose processor with a RISC architecture and a five stage pipeline, implemented on a Cyclone IV FPGA using a development board
a smiple 8bit cpu implemented in verilog and tested on FPGA for understanding how CPU works
RTL code of an 8-bit CPU designed in Verilog with a separate file for each module.
Add a description, image, and links to the cpu-architecture topic page so that developers can more easily learn about it.
To associate your repository with the cpu-architecture topic, visit your repo's landing page and select "manage topics."