Optimizing AES key generation routine in VHDL.
-
Updated
Mar 8, 2017 - VHDL
Optimizing AES key generation routine in VHDL.
Projects for course <Analog & Digital Circuits Lab>
Digital circuit for CRC-8 AutoSar based implementation
INE5406 - Digital Systems
Digital Circuits Design Project (PoliMi, year 2022) - Memory Interaction
Implementação de um circuito verificador de senhas em VHDL
Working-zone encoding: Digital Devices Project, Final Examination 2019/2020 - Politecnico di Milano
Lab exercises on digital circuit design using Altera Quartus 9.1sp2
Add a description, image, and links to the digital-circuits topic page so that developers can more easily learn about it.
To associate your repository with the digital-circuits topic, visit your repo's landing page and select "manage topics."