Behavioral architecture of a read/write cycle controller for a DRAM chip.
-
Updated
May 26, 2023 - VHDL
Behavioral architecture of a read/write cycle controller for a DRAM chip.
DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art DDR4 modules of different form factors. Five prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf
Add a description, image, and links to the dram topic page so that developers can more easily learn about it.
To associate your repository with the dram topic, visit your repo's landing page and select "manage topics."