OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
-
Updated
Sep 20, 2023 - Verilog
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
EDA physical synthesis optimization kit
DATC RDF
An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
The Verilog source code for DRUM approximate multiplier.
Benchmarks for Approximate Circuit Synthesis
Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction
An approximate logic synthesis tool under the maximum error constraint
Highly efficient delay-driven approximate logic synthesis
This is work-in-progress (WIP) refactored implementation of "Retreival-guided Reinforcement Learning for Boolean Circuit Minimization" work published in ICLR 2024.
ALMOST: Adversarial Learning to Mitigate Oracle-less ML Logic Locking Attacks via Synthesis Tuning
MATLAB and HDL models of ACA-CSU approximate adders
An application using Cadence IC Package
Extract leaf level RTL modules from OpenROAD and collect PPA numbers generated by Yosys
Add a description, image, and links to the logic-synthesis topic page so that developers can more easily learn about it.
To associate your repository with the logic-synthesis topic, visit your repo's landing page and select "manage topics."