A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
asic
fpga
verilog
rdl
systemverilog
hdl
registers
systemrdl
systemrdl-compiler
hardware-description-language
register-description-language
-
Updated
Nov 27, 2021 - Python