#
spi-master
Here are 3 public repositories matching this topic...
Must-have verilog systemverilog modules
spi-interface
fpga
hls
encoder
delay
tcl
verilog
debounce
xilinx
synchronizer
uart
altera
uart-verilog
fifo
pwm
uart-protocol
spi-master
uart-controller
uart-tx
uart-receiver
-
Updated
Jul 6, 2024 - Verilog
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
spi-interface
rtl
verilog
spi
hdl
testbench
verilog-hdl
wishbone
spi-master
spi-protocol
spi-slave
verilog-project
clock-generator
verilog-code
verilog-rtl-model
wishbone-master
-
Updated
Jul 7, 2024 - Verilog
Improve this page
Add a description, image, and links to the spi-master topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the spi-master topic, visit your repo's landing page and select "manage topics."