Project Flappy Bird. SUSTech CS207/CS211 Digital Logic Project.
-
Updated
Aug 13, 2022 - SystemVerilog
Project Flappy Bird. SUSTech CS207/CS211 Digital Logic Project.
(Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG.
SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU
Add a description, image, and links to the sustech topic page so that developers can more easily learn about it.
To associate your repository with the sustech topic, visit your repo's landing page and select "manage topics."