VIP for AXI Protocol
-
Updated
May 24, 2022 - SystemVerilog
VIP for AXI Protocol
an infrastructure to implement arbitrary indirect registers on top of uvm
"Mastering SystemVerilog: From Fundamentals to Advanced Programming Techniques"
Add a description, image, and links to the sv topic page so that developers can more easily learn about it.
To associate your repository with the sv topic, visit your repo's landing page and select "manage topics."