An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers on FPGAs
-
Updated
Sep 13, 2022 - C++
An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers on FPGAs
Accelerated Stencil Computation with Optimized Dataflow Architecture on FPGAs
DaCH: dataflow cache for high-level synthesis.
Hardware accelerator for Image processing in FPGA
Flexible Linear Algebra with Matrix-Empowered Synthesis (for Vitis HLS)
Mixing HLS and Backend Versions in Vitis
Add a description, image, and links to the vitis-hls topic page so that developers can more easily learn about it.
To associate your repository with the vitis-hls topic, visit your repo's landing page and select "manage topics."