This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
-
Updated
May 14, 2021 - Verilog
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
A Python - Verilog combination that simulates the working of a 32-bit 5-stage pipelined VLIW processor from input assembly code while monitoring the updates in the processor register file.
Add a description, image, and links to the vliw topic page so that developers can more easily learn about it.
To associate your repository with the vliw topic, visit your repo's landing page and select "manage topics."