Global Dark Mode for ALL apps on ANY platforms.
-
Updated
Oct 3, 2023 - Verilog
Global Dark Mode for ALL apps on ANY platforms.
Dual-Mode PSK Transceiver on SDR With FPGA
Performed a comparative study of Parallel Prefix Adders using Verilog HDL on Zynq-7000 APSoC (PL) from XIlinx. Circuits are simulated, synthesized and implemented using Vivado Design Suite.
Add a description, image, and links to the zynq-7000 topic page so that developers can more easily learn about it.
To associate your repository with the zynq-7000 topic, visit your repo's landing page and select "manage topics."