#
zynq
Here are 15 public repositories matching this topic...
Dual-Mode PSK Transceiver on SDR With FPGA
synchronization
fpga
zynq
amd
verilog
xilinx
sdr
vivado
transceiver
software-defined-radio
psk
demodulation
modulation
qpsk
bpsk
zynq-7000
costas-loop
zynq-7020
gardner
-
Updated
Jan 17, 2024 - Verilog
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
-
Updated
Dec 27, 2023 - Verilog
Global Dark Mode for ALL apps on ANY platforms.
-
Updated
Oct 3, 2023 - Verilog
NVDLA small config implementation on Zynq ZCU104 (evaluation)
-
Updated
Mar 25, 2019 - Verilog
mirror of https://git.elphel.com/Elphel/eddr3
-
Updated
Oct 16, 2017 - Verilog
Improve this page
Add a description, image, and links to the zynq topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the zynq topic, visit your repo's landing page and select "manage topics."