Skip to content
View xlx-fpga's full-sized avatar

Block or report xlx-fpga

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
xlx-fpga/README.md
  • 👋 Hi, I’m @xlx-fpga

  • ⚡ 你好,我是香辣虾

  • 💞️ 永远记住要格物致知 ...

Popular repositories Loading

  1. IIC IIC Public

    纯Verilog驱动iic协议

    Verilog 3

  2. SPI SPI Public

    纯Verilog实现spi协议

    Verilog 2 1

  3. xlx-fpga xlx-fpga Public

    Config files for my GitHub profile.

    1

  4. key key Public

    讨论亚稳态和跨时钟域处理问题

    1

  5. fifo fifo Public

    学习读写异步fifo(写快读慢)

    Verilog 1

  6. uart uart Public

    使用verilog完成任意波特率的uart串口通信

    Verilog 1