Skip to content

FPGA solutions with Verilog hardware description language.

Notifications You must be signed in to change notification settings

xuanjiao/FPGA_experiments

Repository files navigation

FPGA experiments

FPGA solutions with Verilog hardware description language.

Contents of individual experiment modules

  1. Development of a clock divider
  2. Control of a seven-segment display
  3. Control of an LCD module
  4. Development of a UART module
  5. Development of an SPI controller and activation of an acceleration sensor

Requirements

  1. Xilinx Digilent Genesys Board
  2. Quartus II
  3. Xilinx ISE Design Suite
  4. Xilix ISim

About

FPGA solutions with Verilog hardware description language.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published