Skip to content
View yuyun-haha's full-sized avatar

Block or report yuyun-haha

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. IC_design IC_design Public

    Assignments of course 'Digital_IC' in NCKU

    Verilog

  2. Logic_design Logic_design Public

    初接觸verilog的小hw,pre-sim雖沒錯,但語法多有錯誤。

    Verilog

  3. VLSI_LAB VLSI_LAB Public

    專題生(FB社團 : VLSI實驗室專題生_109) + IC Contest practice.

    Verilog

  4. 2019_FPGA_Design_Group_7 2019_FPGA_Design_Group_7 Public

    Forked from TruckGitHub/2019_FPGA_Design_Group_7

    E94051136、E94056021、E94051047

    VHDL 1

  5. 2019_FPGA_Design 2019_FPGA_Design Public

    Forked from WeiChengHowSwai/2019_FPGA_Design

    This repository is for 2019 NCKUEE FPGA System Design course

    VHDL 1

  6. lab0-c lab0-c Public

    Forked from sysprog21/lab0-c

    C Programming Lab: Assessing Your C Programming Skills

    C