Computer Architectures Lab Report 1

PARAMETERIZABLE ALU & PARAMETERIZABLE REGISTER BANK

Y3839090 & Y3840426 | Computer Architectures | ELE00009I

Session 1

ALUParam.vhd

```
-- Uni : University of York
-- Course : Electronic Engineering
-- Module : Computer Architectures
-- Engineers : Y3839090 & Y3840426
-- Create Date : 13:19:20 02/17/2017

-- Design Name : ALU_param - Behavioral

-- Description : A paramateriable integer ALU.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
entity ALU param is
       Generic (
             N : natural := 8 -- data size in bits
       );
       Port (
             A : in STD LOGIC VECTOR (N-1 downto 0);
              B : in STD LOGIC VECTOR (N-1 downto 0);
              X : in STD LOGIC VECTOR (log2(N)-1 downto 0); -- shift/rotate amount input
              ctrl : in STD LOGIC VECTOR (3 downto 0); -- control signals from opcode
              O : out STD LOGIC VECTOR (N-1 downto 0);
              flags :out STD LOGIC VECTOR (7 downto 0) -- flags
       );
end ALU param;
architecture Behavioral of ALU param is
       -- internal signed signal for A and B inputs
       signal A itrn : SIGNED (N-1 downto 0);
       signal B itrn : SIGNED (N-1 downto 0);
       -- internal integer for X
       signal X itrn : integer;
       -- internal signed signal for output
       signal 0 itrn : SIGNED (N-1 downto 0);
       -- max positive and negative N bit signed numbers
       constant max pos : SIGNED (N-1 downto 0) := to signed(( 2 ** (N-1) ) - 1, N);
       constant max neg : SIGNED (N-1 \text{ downto } 0) := \text{to signed} (-2 ** (N-1), N);
begin
```

```
A itrn <= signed(A); -- converts A to signed and maps the result to A itrn
B itrn <= signed(B); -- converts A to signed and maps the result to B itrn
-- converts X to integer and maps the result to X itrn
X itrn <= to integer(unsigned(X));</pre>
-- converts O itrn to a plain std logic vector and maps it to O
0 <= std logic vector(0 itrn);</pre>
-- Main ALU multiplexer for each possible command
0 itrn <=
       A itrn
                                       when ctrl = "0000" else
                                                                               -- Output A
       A_itrn and B_itrn when ctrl = "0100" else -- Output A & B

A_itrn or B_itrn when ctrl = "0101" else -- Output A | | B

A_itrn xor B_itrn when ctrl = "0110" else -- Output A xor B

not A_itrn when ctrl = "0111" else -- Output A xor B

A_itrn + 1 when ctrl = "1000" else -- Output A + 1

A_itrn + 1 when ctrl = "1001" else -- Output A - 1

A_itrn + B_itrn when ctrl = "1001" else -- Output A - 1
       A_itrn + B_itrn when ctrl = "1011" else -- Output A - B
A_itrn - B_itrn when ctrl = "1011" else -- Output A - B
       SHIFT_LEFT (A_itrn , X_itrn) when ctrl = "1100" else -- Output A sla X

SHIFT_RIGHT (A_itrn , X_itrn) when ctrl = "1101" else -- Output A sra X

ROTATE_LEFT (A_itrn , X_itrn) when ctrl = "1110" else -- Output A rotl X

ROTATE_RIGHT (A_itrn , X_itrn) when ctrl = "1111" else -- Output A rotr X
        (others =>'U');
-- Overflow flag
flags(7)  <=
        -- Will overflow if you add one to the max positive value
        '1' when ctrl = "1000" and A itrn = max pos else
        -- Will overflow if you minus one to the max negitive value
        '1' when ctrl = "1001" and A itrn = max neg else
        -- Will overflow if two neg values added give a pos result
        '1' when ctrl = "1010" and A_itrn(N-1) = '1' and B_itrn(N-1) = '1' and O_itrn(N-1) = '0'
        else
        -- Will overflow if two pos values added give a neg result
        '1' when ctrl = "1010" and A_itrn(N-1) = '0' and B_itrn(N-1) = '0' and O_itrn(N-1) = '1'
        -- Will overflow if a pos value is subtracted from a neg value gives a pos result
        '1' when ctrl = "1011" and A itrn(N-1) = '1' and B itrn(N-1) = '0' and O itrn(N-1) = '0'
        else
        -- Will overflow if a neg value is subtracted from a pos value gives a neg result
        '1' when ctrl = "1011" and A_itrn(N-1) = '0' and B_itrn(N-1) = '1' and O itrn(N-1) = '1'
        -- If none of the above are true then the result hasn't overflown
        else '0';
```

ALUParamTB.vhd

```
-- Uni : University of York
-- Course : Electronic Engineering
-- Module : Computer Architectures
-- Engineers : Y3839090 & Y3840426
-- Create Date : 14:47:27 02/17/2017

-- Design Name : ALU_param_TB - TestBench

-- Description : A testbench for a 16 bit integer ALU.
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE work.DigEng.ALL;
entity ALU param TB is
end ALU_param_TB;
architecture behavior of ALU param TB is
      -- From http://stackoverflow.com/a/24336034 By Morten Zilmer
      -- Allows printing a std logic vector as a string that represents it's binary form.
      function to bstring(sl : std logic) return string is
            variable sl str v : string(1 to 3); -- std logic image with quotes around
            sl str v := std logic'image(sl);
            return "" & sl str v(2); -- "" & character to get string
      end function;
```


```
function to bstring(slv : std logic vector) return string is
              slv norm : std logic vector (1 to slv'length) is slv;
        variable sl str v : string(1 to 1); -- String of std logic
        variable res v : string(1 to slv'length);
  begin
        for idx in slv norm'range loop
              sl str v := to bstring(slv norm(idx));
              res v(idx) := sl str v(1);
        end loop;
        return res v;
   end function;
   -- converts an std logic vector to a string that represents it's signed value
   function s tostr(val : std logic vector) return string is
  begin
        return integer'image( to integer(signed(val)) );
   end function;
   -- Constants
   constant M : NATURAL := 16; -- We are testing a 16 bit ALU
   constant wait time : TIME := 10 ns;
   -- Component Declaration for the Unit Under Test (UUT)
   component ALU param
        generic
              N : NATURAL -- The number of bits this alu will operate on
        );
        port
        (
              A : IN STD LOGIC VECTOR (M-1 downto 0);
              B : IN STD LOGIC VECTOR (M-1 downto 0);
              X : IN STD LOGIC VECTOR (log2 (M) -1 downto 0);
              ctrl : IN STD LOGIC VECTOR (3 downto 0);
              O : OUT STD_LOGIC_VECTOR (M-1 downto 0);
              flags : OUT STD LOGIC VECTOR (7 downto 0)
        );
   end component;
--Inputs
signal A : STD LOGIC VECTOR(M-1 downto 0) := (others => '0');
signal B : STD_LOGIC_VECTOR(M-1 downto 0) := (others => '0');
signal X : STD LOGIC VECTOR(log2(M)-1 downto 0) := (others => '0');
signal ctrl : STD LOGIC VECTOR(3 downto 0) := (others => '0');
--Outputs
signal 0 : STD LOGIC VECTOR(M-1 downto 0);
signal flags : STD LOGIC VECTOR(7 downto 0);
```

```
type TEST VECTOR ARRAY is ARRAY (NATURAL range <>) of TEST VECTOR;
constant test vectors : TEST VECTOR ARRAY := (
      -- CTRL, A ,
                        В,
                                  Χ,
                                                      FLAGS
      ("0000", X"0000", X"0000", X"0", X"0000", "01100001"),
      ("0000", X"FF9C", X"0000", X"0", X"FF9C", "00101010"),
      ("0000", X"03E8", X"0000", X"0", X"03E8", "01010010"),
      ("0000", X"0001", X"0000", X"0", X"0001", "01010110"),
      -- A and B
      ("0100", X"0000", X"0000", X"0", X"0000", "01100001"),
      ("0100", X"FF94", X"FC17", X"0", X"FC14", "00101010"),
      ("0100", X"03E8", X"5213", X"0", X"0200", "01010010"),
      ("0100", X"FFFF", X"10E0", X"0", X"10E0", "01010010"),
      ("0100", X"55FF", X"AAAA", X"0", X"00AA", "01010010"),
      -- A or B
      ("0101", X"0000", X"0000", X"0", X"0000", "01100001"),
      ("0101", X"FF94", X"FC17", X"0", X"FF97", "00101010"),
      ("0101", X"03E8", X"5213", X"0", X"53FB", "01010010"),
      ("0101", X"FFFF", X"10E0", X"0", X"FFFFF", "00101010"),
      ("0101", X"5555", X"AAAA", X"0", X"FFFF", "00101010"),
      -- A xor B
      ("0110", X"0000", X"0000", X"0", X"0000", "01100001"),
      ("0110", X"FF94", X"FC17", X"0", X"0383", "01010010"),
      ("0110", X"03E8", X"5213", X"0", X"51FB", "01010010"),
      ("0110", X"FFFF", X"10E0", X"0", X"EF1F", "00101010"),
      ("0110", X"5555", X"AAAA", X"0", X"FFFF", "00101010"),
      -- not A
      ("0111", X"0000", X"0000", X"0", X"FFFF", "00101010"),
      ("0111", X"FFFF", X"0000", X"0", X"0000", "01100001"),
      ("0111", X"8111", X"0000", X"0", X"7EEE", "01010010"),
      ("0111", X"0001", X"0000", X"0", X"FFFE", "00101010"),
      -- A + 1
      ("1000", X"0000", X"0000", X"0", X"0001", "01010110"),
      ("1000", X"FFFF", X"0000", X"0", X"0000", "01100001"),
      ("1000", X"7ffff", X"0000", X"0", X"8000", "10101010"),
      ("1001", X"0000", X"0000", X"0", X"ffff", "00101010"), ("1001", X"0001", X"0000", X"0", X"0000", "01100001"), ("1001", X"8000", X"0000", X"0", X"7fff", "11010010"),
      -- A + B
      ("1010", X"0000", X"0000", X"0", X"0000", "01100001"),
      ("1010", X"0310", X"0a00", X"0", X"0D10", "01010010"), ("1010", X"09E2", X"f43e", X"0", X"FE20", "00101010"),
      ("1010", X"7fff", X"0001", X"0", X"8000", "10101010"),
```


```
("1011", X"0000", X"0000", X"0", X"0000", "01100001"),
               ("1011", X"0310", X"0a00", X"0", X"F910", "00101010"),
               ("1011", X"09E2", X"0BC2", X"0", X"FE20", "00101010"), ("1011", X"8000", X"0001", X"0", X"7ffff", "11010010"),
               -- A sla x
               ("1100", X"0000", X"0000", X"0", X"0000", "01100001"),
               ("1100", X"0000", X"0000", X"4", X"0000", "01100001"),
               ("1100", X"1111", X"0000", X"1", X"2222", "01010010"), ("1100", X"1111", X"0000", X"3", X"8888", "00101010"),
               ("1100", X"5555", X"0000", X"9", X"AA00", "00101010"),
               -- A sra x
               ("1101", X"0000", X"0000", X"0", X"0000", "01100001"),
               ("1101", X"0000", X"0000", X"4", X"0000", "01100001"), ("1101", X"8888", X"0000", X"1", X"C444", "00101010"), ("1101", X"8888", X"0000", X"3", X"f111", "00101010"),
               ("1101", X"AAAA", X"0000", X"9", X"FFD5", "00101010"),
               -- A rotl x
               ("1110", X"0000", X"0000", X"2", X"0000", "01100001"),
               ("1110", X"8888", X"0000", X"1", X"1111", "01010010"),
               ("1110", X"8101", X"0000", X"1", X"0203", "01010010"),
              -- A rotr x
               ("1111", X"0000", X"0000", X"2", X"0000", "01100001"),
               ("1111", X"1111", X"0000", X"1", X"8888", "00101010"),
               ("1111", X"1081", X"0000", X"1", X"8840", "00101010"),
              -- THIS TEST WILL FAIL
               ("1010", X"0000", X"0000", X"0", X"FFFF", "10000001")
       );
begin
       -- Instantiate the Unit Under Test (UUT)
       uut: ALU param
       generic map
       (
              N => M
       )
       port map
       (
              A \Rightarrow A
              B => B,
              X \Rightarrow X
              ctrl => ctrl,
              0 => 0,
              flags => flags
       );
```

```
-- Stimulus process
      stim proc: process
     begin
            -- hold reset state for 100 ns.
            wait for 100 ns;
            -- run the test for every set of data
            for i in test vectors'range loop
                  -- assign test inputs
                  ctrl <= test_vectors(i).ctrl;</pre>
                  A <= test vectors(i).A;
                  B <= test vectors(i).B;
                  X <= test vectors(i).X;</pre>
                  -- wait long enough for the ALU to process
                  wait for wait time;
                  -- check that the actual output is the same as the expect output
                  assert 0 = test vectors(i).0
                  report " [ERR!] Test " & integer'image(i)&
                        " Actual output did not equal expected output: Actual " & s tostr(0) &
                        " , Expected " & s tostr(test vectors(i).0)
                  severity error;
                  -- check that the actual flags is the same as the expect flags
                  assert flags = test vectors(i).flags
                  report " [ERR!] Test " & integer'image(i)&
                        " Actual flags did not equal expected flags : Actual " \pmb{\&}
                        to bstring(flags) &
                        " , Expected " & to bstring(test vectors(i).flags)
                  severity error;
                  -- if there were no issues report that the test was successful
                  assert not ( 0 = test vectors(i).0 and flags = test vectors(i).flags )
                  report " [ OK ] Test " & integer'image(i) & " was successful!"
                  severity note;
                  wait for wait time;
            end loop;
      wait;
      end process;
end;
```


Simulations




Shows the operation of giving A as the output (OP 0000), and giving the result of A AND B as the output (OP 0100)



Shows the operation of giving the result of A OR B as the output (OP 0101), and giving the result of A XOR B as the output (OP 0110)



Shows the operation of giving the result of NOT A as the output (OP 0111), giving the result of A + 1 as the output (OP 1000) and giving the result of A-1 (OP 1001)



Shows the operation of giving the result of A+B as the output (OP 1010), giving the result of A-B as the output (OP 1011) and giving the result of an arithmetic shift of input A by X bits left as the output (OP 1100)

		940.000 ns		1,189.920 ns
Name	Value	950 ns 1,000 ns	1,050 ns 1,100 ns	1,150 ns
ctrl[3:0]	1101	1101	1110 1111	(1010
▶ 🌉 a[15:0]	0000	0000 X 8888 X aaaa	0000 8888 8101 0000 1111	1081 0000
▶ ■ b[15:0]	0000		0000	
▶ 🌃 x[3:0]	0	0	2 1 2 2	1 X 0
▶ ■ o[15:0]	0000	0000 C444 (f111 (ffd5	0000 1111 0203 0000 8888	8840 0000
▶ ■ flags[7:0]	01100001	01100001 00101010	X01100001X 01010010 X01100001X 0010	01010 \ 01100001

Shows the operation of giving the result of an arithmetic shift of input A by X bits right as the output (OP 1101), giving the result of a left rotation of A by X bits as the output (OP 1110) and giving the result of a right shift of A by X bits as the output (OP 1111). It also shows an A+B operation (OP 1010) used for the purpose of showing an erroneous set of inputs/outputs to verify the correct operation of assert clause. The error is seen below in the ISim console output.

ISim Console Output

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
WARNING: Simulation object /alu param tb/test vectors was not traceable in the design for the following reason:
ISim does not yet support tracing of constant and generic multi-dimensional arrays.
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 110 ns: Note: [ OK ] Test 0 was successful! (/alu_param_tb/). at 130 ns: Note: [ OK ] Test 1 was successful! (/alu_param_tb/).
at 150 ns: Note: [ OK ] Test 2 was successful! (/alu param tb/).
at 170 ns: Note: [ OK ] Test 3 was successful! (/alu_param_tb/).
at 190 ns: Note: [ OK ] Test 4 was successful! (/alu_param_tb/). at 210 ns: Note: [ OK ] Test 5 was successful! (/alu_param_tb/).
at 230 ns: Note: [ OK ] Test 6 was successful! (/alu param tb/).
at 250 ns: Note: [ OK ] Test 7 was successful! (/alu_param_tb/). at 270 ns: Note: [ OK ] Test 8 was successful! (/alu_param_tb/). at 290 ns: Note: [ OK ] Test 9 was successful! (/alu_param_tb/).
at 310 ns: Note: [ OK ] Test 10 was successful! (/alu param tb/).
at 330 ns: Note: [ OK ] Test 11 was successful! (/alu_param_tb/). at 350 ns: Note: [ OK ] Test 12 was successful! (/alu_param_tb/).
at 370 ns: Note: [ OK ] Test 13 was successful! (/alu param tb/).
at 390 ns: Note: [ OK ] Test 14 was successful! (/alu param tb/). at 410 ns: Note: [ OK ] Test 15 was successful! (/alu param tb/). at 430 ns: Note: [ OK ] Test 16 was successful! (/alu_param_tb/).
at 450 ns: Note: [ OK ] Test 17 was successful! (/alu_param_tb/).
at 470 ns: Note: [ OK ] Test 18 was successful! (/alu_param_tb/). at 490 ns: Note: [ OK ] Test 19 was successful! (/alu_param_tb/).
at 510 ns: Note: [ OK ] Test 20 was successful! (/alu param tb/).
at 530 ns: Note: [ OK ] Test 21 was successful! (/alu_param_tb/). at 550 ns: Note: [ OK ] Test 22 was successful! (/alu_param_tb/). at 570 ns: Note: [ OK ] Test 23 was successful! (/alu_param_tb/).
at 590 ns: Note: [ OK ] Test 24 was successful! (/alu param tb/).
at 610 ns: Note: [ OK ] Test 25 was successful! (/alu_param_tb/). at 630 ns: Note: [ OK ] Test 26 was successful! (/alu_param_tb/).
at 650 ns: Note: [ OK ] Test 27 was successful! (/alu param tb/).
at 670 ns: Note: [ OK ] Test 28 was successful! (/alu_param_tb/). at 690 ns: Note: [ OK ] Test 29 was successful! (/alu_param_tb/). at 710 ns: Note: [ OK ] Test 30 was successful! (/alu_param_tb/).
at 730 ns: Note: [ OK ] Test 31 was successful! (/alu param tb/).
at 750 ns: Note: [ OK ] Test 32 was successful! (/alu_param_tb/). at 770 ns: Note: [ OK ] Test 33 was successful! (/alu_param_tb/).
at 790 ns: Note: [ OK ] Test 34 was successful! (/alu param tb/).
at 810 ns: Note: [ OK ] Test 35 was successful! (/alu_param_tb/).
at 830 ns: Note: [ OK ] Test 36 was successful! (/alu_param_tb/). at 850 ns: Note: [ OK ] Test 37 was successful! (/alu_param_tb/).
at 870 ns: Note: [ OK ] Test 38 was successful! (/alu param tb/).
at 890 ns: Note: [ OK ] Test 39 was successful! (/alu param tb/). at 910 ns: Note: [ OK ] Test 40 was successful! (/alu_param_tb/).
at 930 ns: Note: [ OK ] Test 41 was successful! (/alu param tb/).
at 950 ns: Note: [ OK ] Test 42 was successful! (/alu_param_tb/).
at 970 ns: Note: [ OK ] Test 43 was successful! (/alu param tb/). at 990 ns: Note: [ OK ] Test 44 was successful! (/alu_param_tb/).
at 1010 ns: Note: [ OK ] Test 45 was successful! (/alu param tb/).
at 1030 ns: Note: [ OK ] Test 46 was successful! (/alu_param_tb/).
                           [ OK ] Test 47 was successful! (/alu param tb/).
at 1050 ns: Note:
at 1070 ns: Note: [ OK ] Test 48 was successful! (/alu param tb/).
at 1090 ns: Note: [ OK ] Test 49 was successful! (/alu_param_tb/).
at 1110 ns: Note: [ OK ] Test 50 was successful! (/alu param tb/). at 1130 ns: Note: [ OK ] Test 51 was successful! (/alu_param_tb/).
at 1150 ns: Note: [ OK ] Test 52 was successful! (/alu param tb/).
at 1170 ns: Error: [ERR!] Test 53 Actual output did not equal expected output: Actual 0 , Expected -1 at 1170 ns: Error: [ERR!] Test 53 Actual flags did not equal expected flags : Actual 01100001 , Expected 10000001
TSim>
```

HDL Synthesis Report

```
______
                         HDL Synthesis
______
Synthesizing Unit <ALU param>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 1\ParameterizableALU\ALU param.vhd".
      N = 8
   Found 8-bit adder for signal <A itrn[7] B itrn[7] add 27 OUT> created at line 69.
   Found 8-bit adder for signal <A itrn[7] GND 5 o add 31 OUT> created at line 1253.
   Found 8-bit subtractor for signal <A itrn[7] B itrn[7] sub 26 OUT<7:0>> created at line 70.
   Found 8-bit subtractor for signal <A_itrn[7]_GND_5_o_sub_30_OUT<7:0>> created at line 1320.
   Found 8-bit shifter rotate right for signal <A_itrn[7]_X_itrn[30]_rotate_right_17_OUT> created at line 3021 Found 8-bit shifter rotate left for signal <A_itrn[7]_X_itrn[30]_rotate_left_19_OUT> created at line 3012
   Found 8-bit shifter arithmetic right for signal <A itrn[7] X itrn[30] shift right 21 OUT> created at line 2982
   Found 8-bit shifter logical left for signal <A_itrn[7]_X_itrn[30]_shift_left_23_OUT> created at line 2973
   Found 8-bit 13-to-1 multiplexer for signal <0> created at line 27.
   Found 8-bit comparator greater for signal <flags<3>> created at line 99
   Found 8-bit comparator greater for signal <flags<4>> created at line 100
   Summary:
      inferred 1 Adder/Subtractor(s).
      inferred 2 Comparator(s).
      inferred 16 Multiplexer(s).
inferred 4 Combinational logic shifter(s).
Unit <ALU param> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                                   : 1
8-bit addsub
                                                   : 1
# Comparators
8-bit comparator greater
# Multiplexers
                                                   : 16
1-bit 2-to-1 multiplexer
8-bit 2-to-1 multiplexer
                                                  : 10
# Logic shifters
8-bit shifter arithmetic right
                                                   : 1
8-bit shifter logical left
                                                   : 1
8-bit shifter rotate left
8-bit shifter rotate right
                                                   . 1
# Xors
8-bit xor2
______
```

Session 2

ParamRegister.vhd

```
University of YorkElectronic Engineering
-- Uni
-- Course
-- Module
                      Computer Architectures Y3839090 & Y3840426
                :
-- Module : -- Engineers :
                      20:11:17 02/23/2017
-- Create Date :
-- Design Name : Param_Registers - Behavioral : A parameteriable dual read single write register array.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.DigEng.ALL;
entity Pram Registers is
      Generic
            num reg : natural := 8; -- The number of registers to create
            data size : natural := 16 -- The data size of these registers in bits
      );
      Port (
            addr A : in STD LOGIC VECTOR (log2 (num reg) -1 downto 0); -- A address to read from
            addr B : in STD LOGIC VECTOR (log2 (num reg) -1 downto 0); -- B address to read from
            addr C : in STD LOGIC VECTOR (log2 (num_reg) -1 downto 0); -- C address to write to.
            data in : in STD LOGIC VECTOR (data size-1 downto 0); -- The data to write
            wr en : in STD LOGIC; -- write enable
            clk : in STD LOGIC;
            A out : out STD LOGIC VECTOR (data size-1 downto 0); -- Data read from addr A
            B out : out STD LOGIC VECTOR (data size-1 downto 0) -- Data read from addr_B
      );
end Pram Registers;
architecture Behavioral of Pram Registers is
      signal A index : STD LOGIC VECTOR (num reg-1 downto 0); -- Decoded address signal for A
      signal B index : STD LOGIC VECTOR (num reg-1 downto 0); -- Decoded address signal for B
      signal C index : STD_LOGIC_VECTOR (num_reg-1 downto 0); -- Decoded address signal for C
                                                                    (writes)
      signal reg out : STD LOGIC VECTOR ((data size*num reg)-1 downto 0); -- output bus from all
                                                                                of the registers
begin
      -- Address decoder for reads on A
      A decoder: entity work.decoder
      GENERIC MAP ( num reg => num reg )
      PORT MAP (
            addr => addr A,
            enables => A index,
            en => '1'
      );
```

```
-- Address decoder for reads on B
B decoder: entity work.decoder
GENERIC MAP ( num reg => num reg )
PORT MAP (
     addr => addr B,
      enables => B index,
      en => '1'
);
-- Address decoder for writing
C decoder: entity work.decoder
GENERIC MAP ( num reg => num reg )
PORT MAP (
      addr => addr C,
      enables => C_index,
      en => wr_en
);
-- Create the special R(0) 'register' by have zero inputs to it's tristate buffers
triestate RO A: entity work.triestate buffer
GENERIC MAP ( data size => data size )
PORT MAP (
      data in => (others => '0'),
      en \Rightarrow A index(0),
      data out => A out
);
triestate R0 B: entity work.triestate buffer
GENERIC MAP ( data size => data size )
PORT MAP (
      data in => (others => '0'),
      en \Rightarrow B index(0),
      data out => B out
);
-- Generate registers and tri-states for R(1) to R(N-1)
generator: for i in 1 to num reg-1 generate
      -- Tristate for the A itrn bus
      triestate A: entity work.triestate buffer
      GENERIC MAP ( data size => data size )
      PORT MAP (
            data in => reg out( (i+1)*data size -1 downto i*data size),
            en \Rightarrow A index(i),
            data out => A out
      );
      -- Tristate for the B itrn bus
      triestate B: entity work.triestate buffer
      GENERIC MAP ( data size => data size )
      PORT MAP (
            data in => reg out( (i+1)*data size -1 downto i*data size),
            en \Rightarrow B index(i),
            data out => B out
      );
```

Register.vhd

```
-- Uni : University of York
-- Course : Electronic Engineering
-- Module : Computer Architectures
-- Engineers : Y3839090 & Y3840426
-- Create Date : 20:12:10 02/23/2017

-- Design Name : register - Behavioral

-- Description : A parameterizable synchronous write asynchronous read register.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity param reg is
       Generic
               data size : natural := 16 -- The data size of the value stored in bits
       );
       Port (
               data in : in STD LOGIC VECTOR (data size-1 downto 0); -- Data input
               load : in STD LOGIC; -- Loads the data from data in and stores it
               clk : in STD LOGIC;
               data out : out STD LOGIC VECTOR (data size-1 downto 0) -- The currently stored
value
      );
end param reg;
architecture Behavioral of param reg is
begin
       reg proc : process (clk) is
       begin
```

TristateBuffer.vhd

```
-- Uni
                        University of York
                   :
                       Electronic Engineering
Computer Architectures
Y3839090 & Y3840426
-- Course
                 :
-- Module
-- Engineers
                 :
-- Create Date : 21:02:48 02/23/2017
-- Design Name : tristate_buffer - B
                        tristate buffer - Behavioral
-- Description
                        A parameteriable tristate buffer array.
                 :
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity triestate buffer is
      Generic
            data size : natural := 8 -- number of trie state buffers
      );
      Port (
            data in : in STD LOGIC VECTOR (data size-1 downto 0); -- data input
            en : in STD LOGIC; -- tristate enable
            data out : out STD LOGIC VECTOR(data size-1 downto 0) -- data out
      );
end triestate buffer;
architecture Behavioral of triestate buffer is
begin
      -- Tristate buffer implementation from lab script
      DATA OUT <=
            DATA IN when (En = '1') else
             (others => 'Z'); -- Z = high-impedance
end Behavioral;
```

Decoder.vhd

```
-- Uni : University of York
-- Course : Electronic Engineering
-- Module : Computer Architectures
-- Engineers : Y3839090 & Y3840426
-- Create Date : 21:02:48 02/23/2017

-- Design Name : decoder - Behavioral

-- Description : A parameteriable address decoder.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
entity decoder is
       Generic
              num reg : natural := 8 -- number of address locations
       );
       Port (
              addr : in STD LOGIC VECTOR (log2(num reg)-1 downto 0); -- input address
              en : in STD LOGIC; -- enable
              enables : out STD_LOGIC_VECTOR (num_reg-1 downto 0) -- decoded output.
        );
end decoder;
architecture Behavioral of decoder is
begin
       -- decodes the addresses
       process(addr, en) is
       begin
              -- loop over every bit in the output
              for i in 0 to num reg-1 loop
                     -- if it this bit corresponds to the input address set it high otherwise set
           if (i = to integer(unsigned(addr)) and en = '1') then
             enables(i) <= '1';</pre>
             enables(i) <= '0';
           end if;
              end loop;
       end process;
end Behavioral;
```

ParamRegisterTB.vhd

```
-- Uni : University of York
-- Course : Electronic Engineering
-- Module : Computer Architectures
-- Engineers : Y3839090 & Y3840426
-- Create Date : 23:08:04 02/23/2017

-- Design Name : Param_Registers_TB - TestBench

-- Description : A 16 bit 8 register dual read single write register array.
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE work.DigEng.ALL;
ENTITY Param Registers TB IS
END Param Registers TB;
ARCHITECTURE behavior OF Param Registers TB IS
      -- Constants
       constant num req : natural := 8;
       constant data_size : natural := 16;
       -- Component Declaration for the Unit Under Test (UUT)
      COMPONENT Pram Registers
             GENERIC (
                   num reg : natural;
                    data size : natural
             );
             PORT (
                    addr_A : IN std_logic_vector(log2(num_reg)-1 downto 0);
                    addr_B : IN std_logic_vector(log2(num_reg)-1 downto 0);
                    addr C: IN std logic vector(log2(num reg)-1 downto 0); -- Address to write
                    data in : IN std logic vector(data size-1 downto 0); -- Data to write
                    wr en : IN std logic;
                    clk : IN std logic;
                    A_out : OUT std_logic_vector(data_size-1 downto 0);
                    B_out : OUT std_logic_vector(data_size-1 downto 0)
             );
    END COMPONENT;
   --Inputs
   signal addr A : std logic vector(log2(num reg)-1 downto 0) := (others => '0');
   signal addr_B : std_logic_vector(log2(num_reg)-1 downto 0) := (others => '0');
   signal addr C : std logic vector(log2(num reg)-1 downto 0) := (others => '0');
   signal data in : std logic vector(data size-1 downto 0) := (others => '0');
   signal wr en : std logic := '0';
   signal clk : std logic := '0';
```

```
--Outputs
   signal A out : std logic vector(data size-1 downto 0);
   signal B out : std logic vector(data size-1 downto 0);
   -- Clock period definitions
   constant clk period : time := 10 ns;
      type TEST VECTOR is RECORD
            wr en : std logic; -- Write enable
            addr A : std logic vector(log2(num req)-1 downto 0); -- A address to read from
      addr B : std logic vector(log2(num reg)-1 downto 0); -- B address to read from
      addr_C : std_logic_vector(log2(num reg)-1 downto 0); -- C address to write to
      data_in : std_logic_vector(data_size-1 downto 0); -- Data to write at addr_C
            A out : std logic vector(data size-1 downto 0); -- Expected data to be read from
                                                                   addr A
      B out : std logic vector(data size-1 downto 0); -- Expected data to be read from addr B
      end RECORD;
      type TEST VECTOR ARRAY is ARRAY (NATURAL range <>) of TEST VECTOR;
      constant test vectors : TEST VECTOR ARRAY :=
      (
          -- wr en,
                       addr A,
                                    addr B,
                                                 addr C,
                                                             data in,
                                                                            A out,
                                                                                          B out
                                    "000",
                                                "000<del>"</del>,
                                                             X"0000",
                                                                            X"0000",
            ('0',
                                                                                          X"0000"),
                       "000",
                                    "000",
            ('1',
                        "000",
                                                 "001",
                                                             X"FFFF",
                                                                            X"0000",
                                                                                          X"0000"),
            ('1',
                                                             X"1111",
                        "000",
                                    "000",
                                                "010",
                                                                            X"0000",
                                                                                          X"0000"),
            ('<sup>0</sup>',
                        "001",
                                    "010",
                                                "000",
                                                             X"0000",
                                                                            X"FFFF",
                                                                                          X"1111"),
                                    "000",
            ('1',
                                                             X"0011",
                                                                            X"0000",
                       "000",
                                                "111",
                                                                                          X"0000"),
                                    "111",
            ('1',
                       "111",
                                                "110",
                                                             X"8800",
                                                                            X"0011",
                                                                                          X"0011"),
            ('1',
                       "111",
                                    "110",
                                                "000",
                                                                            X"0011",
                                                           X"AAAA",
                                                                                          X"8800"),
                                    "000",
                                                "000",
                                                            X"0000",
            ('O',
                                                                           X"0000",
                       "000",
                                                                                          X"0000"),
            ('1',
                       "000",
                                    "001",
                                                "010",
                                                             X"1111",
                                                                            X"0000",
                                                                                          X"FFFF"),
                                    "010",
            ('1',
                        "001",
                                                "011",
                                                             X"2222",
                                                                            X"FFFF",
                                                                                          X"11111"),
                       "010",
                                    "011",
                                                "100",
            ('1',
                                                             X"3333",
                                                                            X"1111",
                                                                                          X"2222"),
                       "011",
                                    "100",
            ('1',
                                                "101",
                                                             X"4444",
                                                                           X"2222",
                                                                                          X"3333"),
            ('1',
                                    "101",
                                                "110",
                                                            X"5555",
                                                                           X"3333",
                       "100",
                                                                                          X"4444"),
                       "101",
                                    "110",
                                                             X"6666",
                                                                           X"4444",
            ('1',
                                                "111",
                                                                                          X"5555"),
            ('0',
                       "110",
                                    "111",
                                                "000",
                                                             X"0000",
                                                                            X"5555",
                                                                                          X"6666")
      );
BEGIN
      -- Instantiate the Unit Under Test (UUT)
      uut: Pram Registers
      GENERIC MAP (
            num reg => num reg,
            data size => data size
      )
```

```
PORT MAP (
         addr A => addr A,
         addr B => addr B,
         addr C => addr C,
         wr en => wr_en,
         clk => clk,
         data in => data in,
         A out => A out,
         B out => B out
   );
-- Clock process definitions
clk process :process
begin
         clk <= '0';
         wait for clk period/2;
         clk <= '1';
         wait for clk period/2;
end process;
-- Stimulus process
stim proc: process
begin
         -- hold reset state for 100 ns.
         wait for 100 ns;
         -- Loop over all of our test data sets
         for i in test vectors'range loop
               -- assign test inputs
               wr en <= test vectors(i).wr en;
               addr_A <= test_vectors(i).addr_A;</pre>
               addr_B <= test_vectors(i).addr_B;</pre>
               addr C <= test_vectors(i).addr_C;</pre>
               data in <= test vectors(i).data in;</pre>
               -- wait for a clock cycle
               wait for clk period;
               -- check that output A is the same as the expected
               assert A out = test vectors(i).A out
               report " [ERR!] Test " & integer image(i) & " : A output is not what was
               expected!"
               severity error;
               -- check that output A is the same as the expected
               assert B out = test vectors(i).B out
               report " [ERR!] Test " & integer'image(i) & " : B output is not what was
               expected!"
               severity error;
```

```
-- check that output A is the same as the expected

assert (B_out /= test_vectors(i).B_out or A_out /= test_vectors(i).A_out)

report " [ OK ] Test " & integer'image(i) & " passed!"

severity note;


wait for clk_period;

end loop;

wait;
end process;

END;
```

Simulations



Simulation Screenshot showing the full operation of the Parameterizable Register Bank

ISim Console Output

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 110 ns: Note: [ OK ] Test 0 passed! (/param registers tb/).
at 130 ns: Note: [ OK ] Test 1 passed! (/param registers tb/).
at 150 ns: Note: [ OK ] Test 2 passed! (/param_registers_tb/).
at 170 ns: Note: [ OK ] Test 3 passed! (/param registers tb/).
at 190 ns: Note: [ OK ] Test 4 passed! (/param registers tb/).
at 210 ns: Note: [ OK ] Test 5 passed! (/param registers tb/).
at 230 ns: Note: [ OK ] Test 6 passed! (/param registers tb/).
at 250 ns: Note: [ OK ] Test 7 passed! (/param registers tb/).
at 270 ns: Note: [ OK ] Test 8 passed! (/param_registers_tb/). at 290 ns: Note: [ OK ] Test 9 passed! (/param_registers_tb/).
at 310 ns: Note: [ OK ] Test 10 passed! (/param registers tb/).
at 330 ns: Note: [ OK ] Test 11 passed! (/param registers tb/).
at 350 ns: Note: [ OK ] Test 12 passed! (/param registers tb/).
at 370 ns: Note: [ OK ] Test 13 passed! (/param registers tb/).
at 390 ns: Note: [ OK ] Test 14 passed! (/param registers tb/).
ISim>
```

HDL Synthesis Report

```
______
                       HDL Synthesis
______
Synthesizing Unit <Pram Registers>.
  Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 1\ParameterizableRegisterBank\Pram Registers.vhd".
     num req = 8
      data size = 16
   Summary:
    no macro.
Unit <Pram Registers> synthesized.
Synthesizing Unit <decoder>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 1\ParameterizableRegisterBank\decoder.vhd".
      num reg = 8
   Summary:
    no macro.
Unit <decoder> synthesized.
Synthesizing Unit <triestate buffer>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 1\ParameterizableRegisterBank\triestate buffer.vhd
```

```
Synthesizing Unit <triestate buffer>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 1\ParameterizableRegisterBank\triestate buffer.vhd
       data size = 16
   Found 1-bit tristate buffer for signal <data out<15>> created at line 38
   Found 1-bit tristate buffer for signal <data out<14>> created at line 38
   Found 1-bit tristate buffer for signal <data out<13>> created at line 38
   Found 1-bit tristate buffer for signal <data out<12>> created at line 38
   Found 1-bit tristate buffer for signal <data_out<11>> created at line 38
   Found 1-bit tristate buffer for signal <data out<10>> created at line 38
   Found 1-bit tristate buffer for signal <data out<9>> created at line 38
   Found 1-bit tristate buffer for signal <data out<8>> created at line 38
   Found 1-bit tristate buffer for signal <data out<7>> created at line 38
   Found 1-bit tristate buffer for signal <data out<6>> created at line 38
   Found 1-bit tristate buffer for signal <data out<5>> created at line 38
   Found 1-bit tristate buffer for signal <data out<4>> created at line 38
   Found 1-bit tristate buffer for signal <data out<3>> created at line 38
   Found 1-bit tristate buffer for signal <data out<2>> created at line 38
   Found 1-bit tristate buffer for signal <data out<1>> created at line 38
   Found 1-bit tristate buffer for signal <data out<0>> created at line 38
   Summary:
     inferred 16 Tristate(s).
Unit <triestate buffer> synthesized.
Synthesizing Unit <param reg>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 1\ParameterizableRegisterBank\register.vhd".
       data size = 16
   Found 16-bit register for signal <internal>.
   Summary:
     inferred 16 D-type flip-flop(s).
Unit <param reg> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Registers
                                                     : 7
16-bit register
                                                     : 7
# Tristates
                                                     : 256
1-bit tristate buffer
                                                     : 256
```