



UNIVERSITY
of York

DEPARTMENT OF ELECTRONICS
ELE00009I : COMPUTER ARCHITECTURES

Homework One

Abstract

Homework One for the Second Year ELE00009I Computer Architectures
Module.

Y3839090

March 8, 2017

Contents

1	Question 1	1
1.1	Extra Instructions	1
1.2	Conversions	1
1.2.1	Assembly	1
1.2.2	Machine code - Binary	1
1.2.3	Machine code - Hex	2
1.3	Control Signals	3
2	Question 2	3
3	Question 3	4

List of Figures

1	Extra Instructions	1
2	Control signals	3
3	Stages and control signals	3
4	Instruction set encoding.	4

1 Question 1

1.1 Extra Instructions

The current instruction set for architecture B is lacking the XOR and AND instructions necessary to implement the pseudo code. These are both logic instructions, so they will be grouped with the other logic instructions. This means their opcodes will start with “01” (the same as the other logic instructions). Both of these instructions take the three operands Rt, Ra and Rb and so will use the same instruction coding as the ADD and SUB instructions (ADD and SUB also take Rt, Ra and Rb operands).

Command	Operands	Opcode	Fields
and	Rt, Ra, Rb	01 100	xxx xxxx xBBB xxxx xAAA xxxx xTTT
xor	Rt, Ra, Rb	01 110	xxx xxxx xBBB xxxx xAAA xxxx xTTT

Figure 1: Extra Instructions

1.2 Conversions

1.2.1 Assembly

This is the given pseudo code converted to the assembly language defined for architecture B. Using the two extra instructions that were defined above.

Assembly code

```

1  ; data_addr is in R7
2  ; word_length is in R1
3
4  move R2, R7          ; R2 is data
5  movi R3, 0x0000      ; R3 is parity
6  move R4, R1          ; R4 is i
7  movi R5, 0x0001      ; R4 is mask
8
9  loop_start_label:
10  br R4, 000, loop_end_label ; if i is zero exit the loop
11  and R6, R2, R4       ; bit mask data
12  xor R3, R6, R3       ; keep track of parity
13  shr R2, R2, 1        ; go to next bit
14  dec R4, R4
15  br R0, 000, loop_start_label ; go back to the beginning of the loop
16
17 loop_end_label:
18  storo R7, R3, 2       ; store output

```

1.2.2 Machine code - Binary

This is the above assembly code hand assembled into binary. “x” has been used to represent “don’t care” bits.

Machine code - Binary with don't cares

```

1 | 1000 1xxx  xxxx  xxxx  xxxx  x111  xxxx  x010  ; move R2, R7
2 | 1000 0xxx  0000  0000  0000  0000  xxxx  x011  ; movi R3, 0x0000
3 | 1000 1xxx  xxxx  xxxx  xxxx  x001  xxxx  x100  ; move R4, R1
4 | 1000 0xxx  0000  0000  0000  0001  xxxx  x011  ; movi R5, 0x0001
5 |                                     ; loop_start_label:
6 | 1100 0000  0000  0110  xxxx  x100  xxxx  xxxx  ; brz R4, loop_end_label
7 | 0110 0xxx  xxxx  x100  xxxx  x010  xxxx  x110  ; and R6, R2, R4
8 | 0111 0xxx  xxxx  x011  xxxx  x110  xxxx  x011  ; xor R3, R6, R3
9 | 0100 1xxx  xxxx  0001  xxxx  x010  xxxx  x010  ; shr R2, R2, 1
10 | 0001 1xxx  xxxx  xxxx  xxxx  x100  xxxx  x100  ; dec R4, R4
11 | 1100 0111  1111  1011  xxxx  x000  xxxx  xxxx  ; br R0, 000, loop_start_label
12 |                                     ; loop_end_label:
13 | 1011 1000  0000  0010  xxxx  x011  xxxx  x111  ; storo R7, R3, 2

```

To be able to convert this to hex, the “don’t care” bits have to be changed to either 0 or 1. I decided to convert all of the “don’t care” bits to 0’s.

Machine code - Binary, don't cares replace with 0s

```

1 | 1000 1000  0000  0000  0000  0111  0000  0010  ; move R2, R7
2 | 1000 0000  0000  0000  0000  0000  0000  0011  ; movi R3, 000000
3 | 1000 1000  0000  0000  0000  0001  0000  0100  ; move R4, R1
4 | 1000 0000  0000  0000  0000  0001  0000  0011  ; movi R5, 000001
5 |                                     ; loop_start_label:
6 | 1100 0000  0000  0110  0000  0100  0000  0000  ; brz R4, loop_end_label
7 | 0110 0000  0000  0100  0000  0010  0000  0110  ; and R6, R2, R4
8 | 0111 0000  0000  0011  0000  0110  0000  0011  ; 0or R3, R6, R3
9 | 0100 1000  0000  0001  0000  0010  0000  0010  ; shr R2, R2, 1
10 | 0001 1000  0000  0000  0000  0100  0000  0100  ; dec R4, R4
11 | 1100 0111  1111  1011  0000  0000  0000  0000  ; jmp loop_start_label
12 |                                     ; loop_end_label:
13 | 1011 1000  0000  0010  0000  0011  0000  0111  ; storo R7, R3, 2

```

1.2.3 Machine code - Hex

This is the above binary machine code shown as hexadecimal. Remember all “don’t cares” have been converted to zero so that the values can be represented in hex.

Machine code - Hex, don't cares replace with 0s

```

1 | 0x88000702  ; move R2, R7
2 | 0x80000003  ; movi R3, 000
3 | 0x88000104  ; move R4, R1
4 | 0x80000103  ; movi R5, 001
5 |                                     ; loop_start_label:
6 | 0xC0060400  ; brz R4, loop_end_label
7 | 0x60040206  ; and R6, R2, R4
8 | 0x70030603  ; 0or R3, R6, R3
9 | 0x48010202  ; shr R2, R2, 1
10 | 0x18000404  ; dec R4, R4
11 | 0xC7FB0000  ; jmp loop_start_label
12 |                                     ; loop_end_label:
13 | 0xB8020307  ; storo R7, R3, 2

```

1.3 Control Signals

Here is a table of all the necessary control signals needed to run the given program on Architecture B.

Command	Opcode	RA[2:0]	RB[2:0]	WA[2:0]	IMM[15:0]	OEN	S[4:1]	AI[2:0]	SH[5:0]	WEN
move R2, R7	10001	111	000	010	0x00000	0	0000	101	000000	0
movi R3, 0x0000	10000	000	000	011	0x0000	0	0001	101	000000	0
move R4, R1	10001	001	000	001	0x00000	0	0000	101	000000	0
movi R5, 0x0001	10000	000	000	101	0x0001	0	0001	101	000000	0
br R4, 000, loop_end_label	11000	100	000	000	0x0005	0	0001	101	000000	0
and R6, R2, R4	01100	010	100	110	0x00000	0	0000	001	000000	0
xor R3, R6, R4	01110	110	100	011	0x00000	0	0000	010	000000	0
shr R2, R2, 1	01001	010	000	010	0x00000	0	0000	101	100001	0
dec R4, R4	00011	100	000	100	0x00000	0	0000	100	000000	0
br R0, 000, loop_start_label	11000	000	000	000	0xFFFFB	0	0001	101	000000	0
stori R7, R3, 2	10111	011	000	111	0x0002	1	0001	101	000000	1

Figure 2: Control signals

2 Question 2

Here is a table showing all the control signals need to execute the instruction with the multi-cycle architecture C.

Command	Steps	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AI[2:0]	SH[5:0]	WEN
SHR R3, R1, 5	S1 - Fetch	000	000	000	0x0000	0x0000	0	0100	111	00000	0
	S2 - Reg R	000	001	000	0x0000	0x0000	0	0000	000	00000	0
	S3 - ALU	000	000	000	0x0000	0x0000	0	0000	011	10101	0
	S4 - Reg W	000	000	011	0x0000	0x0000	0	0000	000	00000	1
LOADI R5, 0xAF1F	S1 - Fetch	000	000	000	0x0000	0x0000	0	0100	111	00000	0
	S4 - Mem RW	000	000	000	0xAF1F	0x0000	0	0010	000	00000	0
	S5 - Reg W	000	000	101	0x0000	0x0000	0	0001	000	00000	1
BRNEQ R3, 0x11A	S1 - Fetch	000	000	000	0x0000	0x0000	0	0100	111	00000	0
	S2 - Reg R	011	000	000	0x0000	0x011A	0	1100	101	00000	0
	S3 - ALU	000	000	000	0x0000	0x0000	0	0000	101	00000	0

Figure 3: Stages and control signals

3 Question 3

Here is my encoding for each of the instructions in the set.

Category	Instruction	Operands	Opcode	Fields
No-operation	nop	N/A	00 00 00	00 0000 0000 0000 0000 0000 0000
Arithmetic	add	rt,ra,rb	00 10 00	00 0000 0000 0000 0000 0000 0000
	sub	rt,ra,rb	00 01 00	00 0000 0000 0000 0000 0000 0000
	addi	rt,ra,imm	00 10 01	II IIII IIII IIII IIAA AAAT TTTT
	subi	rt,ra,imm	00 01 01	II IIII IIII IIII IIAA AAAT TTTT
	inc	rt,ra	00 10 10	00 0000 0000 0000 0000 0000 0000
	dec	rt,ra	00 01 10	00 0000 0000 0000 0000 0000 0000
Logic	not	rt,ra	01 11 11	00 0000 0000 0000 0000 0000 0000
	and	rt,ra,rb	01 01 00	00 0000 0000 0000 0000 0000 0000
	or	rt,ra,rb	01 10 00	00 0000 0000 0000 0000 0000 0000
	xor	rt,ra,rb	01 11 00	00 0000 0000 0000 0000 0000 0000
	andi	rt,ra,imm	01 01 01	II IIII IIII IIII IIAA AAAT TTTT
	ori	rt,ra,imm	01 10 01	II IIII IIII IIII IIAA AAAT TTTT
	xori	rt,ra,imm	01 11 01	II IIII IIII IIII IIAA AAAT TTTT
	shl	rt,ra,n	01 00 01	00 NNNN 0000 0000 0000 0000 0000
	shr	rt,ra,n	01 00 00	00 NNNN 0000 0000 0000 0000 0000
	rol	rt,ra,n	01 00 11	00 NNNN 0000 0000 0000 0000 0000
	ror	rt,ra,n	01 00 10	00 NNNN 0000 0000 0000 0000 0000
Transfer	move	rt,ra	10 00 00	00 0000 0000 0000 0000 0000 0000
	loadi	rt,imm	10 01 01	II IIII IIII IIII II00 000T TTTT
	loadr	rt,ra	10 01 10	00 0000 0000 0000 0000 0000 0000
	loado	rt,ra,off	10 01 11	00 0000 0000 0000 0000 0000 0000
	stori	rt,imm	10 10 01	II IIII IIII IIII II00 000T TTTT
	storr	rt,ra	10 10 10	00 0000 0000 0000 0000 0000 0000
	storo	rt,ra,off	10 10 11	00 0000 0000 0000 0000 0000 0000
control	jmp	off	11 00 00	00 0000 0000 0000 0000 0000 0000
	brc	ra,cond,off	11 10 00	00 0000 0000 0000 0000 0000 0000

Figure 4: Instruction set encoding.

In the above table; T indicates a bit of Rt , A indicates a bit of Ra , B indicates a bit of Rb, I indicates a bit of an Intermediate value, N indicates a bit of a shift amount, O indicates a bit of an offset and C indicates a bit of a condition.