

# Computer Architectures Project


32/16 BIT PROCESSOR

Y3840426 & Y3839090 | ELE00009I | 22/05/2017

# Contents

Processor Block Diagram	2
Instruction Coding	3
Test Program	7
VHDL CODE	8
Component Simulations	. 64
Top Level Processor Testing	. 70
HDL Synthesis	72
Synthesis Warnings	77
UCF File	77

# Processor Block Diagram



### **Instruction Coding**

There are several things to consider when doing instruction coding. First of all, it must be considered that the instructions need to have a certain amount of uniformity. As seen in the table below displaying our instruction sets, the operands are placed in the same place throughout. This means that it is easier to use them for decoding, as well as allowing for a faster, smaller and more efficient design of processor. Also seen below is that we have split the operands for the instruction from the opcode. This adds to readability of the instruction as the opcode is the first 6 bits that the reader will see.

Another important aspect of the instruction coding is preventing overlap. This is very important as assigning certain bits of an operand to the same location in the instruction as another will cause serious errors in the architecture as the instructions will not be carried through correctly. This is the most important aspect, so if necessary, uniformity can be lost in order to stop overlapping of operands.

One final thing to consider is grouping instructions together that contain the same operands. This is useful as if they have exactly the same operands, they can have exactly the same instruction formations. This is seen in the table below, for example with 'shl/shr/rol/ror'.

add/sub/and/or/xor rt, ra, rb	OPCODE	х	Х	х	х	х	В	В	В	В	В	х	х	х	х	х	х	Α	Α	Α	Α	Α	Т	Т	Т	Т	Т
inc/dec/not/move/loadr rt,ra; storr rb,ra	OPCODE	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	Α	Α	Α	Α	Α	Т	Т	Т	Т	Т
addi/subi/amdi/ori/xori rt, ra, imm	OPCODE	1	I	ı	I	L	ı	ı	ı	I	I	I	ı	l	l	I	l	Α	Α	Α	Α	Α	Т	Т	Т	Т	Т
shl/shr/rol/ror rt,ra,n	OPCODE	х	х	х	х	х	х	n	n	n	n	х	х	х	х	х	х	Α	Α	Α	Α	Α	Т	Т	Т	Т	Т
loadi rt, imm ; stori rb, imm	OPCODE	I	L	L	L	L	I	l	I	I	I	l	I	L	I	L	l	х	х	х	х	х	T/B	T/B	T/B	T/B	T/B
loado rt, ra, off; storo rt, ra, off	OPCODE	х	х	х	х	х	х	0	0	0	0	0	0	0	0	0	0	Α	Α	Α	Α	Α	T/B	T/B	T/B	T/B	T/B
jmp off	OPCODE	х	O	0	0	0	0	0	0	0	0	х	х	х	х	х	х	х	х	х	х	х	х	Х	х	Х	х
brc ra, cond, off	OPCODE	х	0	0	0	0	0	0	0	0	0	х	х	х	х	х	х	Α	Α	Α	Α	Α	х	х	Х	х	х

Table showing the instruction sets used

Instruction	OPCODE	STEP	STATE[4,1]	AL	OEN	WEN
		FETCH	xx1x	1000	С	0
		RegRd	XXXX	xxxx	C	0
		ALU	xx00	1010	C	0
add rt, ra, rb	000100	RegWr	0xxx	xxxx	C	1
		FETCH	xx1x	1000	С	0
		RegRd	xxxx	xxxx	C	0
		ALU	xx00	1011	C	0
sub rt, ra, rb	000101	RegWr	0xxx	xxxx	C	1
		FETCH	xx1x	1000	С	0
		RegRd	XXXX	xxxx	C	0
		ALU	xx01	1010	C	0
addi rt, ra, imm	000110	RegWr	0xxx	xxxx	C	1
		FETCH	xx1x	1000	C	0
		RegRd	XXXX	xxxx	C	0
		ALU	xx01	1011	C	0
subi rt, ra, imm	000111	RegWr	0xxx	xxxx	C	
		FETCH	xx1x	1000	C	0
		RegRd	XXXX	xxxx	C	0
		ALU	xx0x	1000	C	0
inc rt, ra	001000	RegWr	0xxx	xxxx	C	
		FETCH	xx1x	1000	C	0
		RegRd	XXXX	xxxx	C	0
		ALU	xx0x	1001	C	0
dec rt, ra	001001	RegWr	0xxx	xxxx	C	
		FETCH	xx1x	1000	C	0
		RegRd	XXXX	xxxx	C	
		ALU	xx0x	0111	C	
not rt, ra	01 0000	RegWr	0xxx	xxxx	C	
		FETCH	xx1x	1000	C	
		RegRd	XXXX	xxxx	C	
		ALU	xx00	0100	C	
and rt, ra, rb	01 0001	RegWr	0xxx	xxxx	C	
		FETCH	xx1x	1000	C	
		RegRd	XXXX	xxxx	C	
		ALU	xx00	0101	C	
or rt, ra, rb	01 0010	RegWr	0xxx	XXXX	C	
		FETCH	xx1x	1000	C	
		RegRd	XXXX	xxxx	C	
		ALU	xx00	0110	C	
xor rt, ra, rb	01 0011	RegWr	0xxx	XXXX	С	
		FETCH	xx1x	1000	C	
		RegRd	XXXX	XXXX	C	
		ALU	xx01	0100	C	
andi rt, ra, imm	01 0100	RegWr	0xxx	XXXX	C	
ori rt, ra, imm	01 0101	FETCH	xx1x	1000	C	0

		RegRd	xxxx	xxxx	0	0
		ALU	xx01	0101	0	0
		RegWr	Oxxx	XXXX	0	1
		FETCH	xx1x	1000	0	0
		RegRd	XXXX	xxxx	0	0
		ALU	xx01	0110	0	0
xori rt, ra, imm	01 0110	RegWr	0xxx	XXXX	0	1
X01111, 14, 111111	01 0110	FETCH	xx1x	1000	0	0
		RegRd	XXXX	XXXX	0	0
		ALU	xx0x	1100	0	0
shl rt, ra, n	01 0000	RegWr	0xxx	XXXX	0	1
311110, 10, 11	01 0000	FETCH	xx1x	1000	0	0
		RegRd	XXXX	XXXX	0	0
		ALU	xx0x	1101	0	0
shr rt, ra, n	01 1001	RegWr	0xxx	XXXX	0	1
3111 1 1, 1 10, 11	01 1001	FETCH	xx1x	1000	0	0
		RegRd	XXXX	XXXX	0	0
		ALU	xx0x	1110	0	0
rotl rt, ra, n	01 1010	RegWr	0xxx	XXXX	0	1
101111, 14, 11	01 1010	FETCH	xx1x	1000	0	0
		RegRd	XXXX	XXXX	0	0
		ALU	xx0x	1111	0	0
rotl rt, ra, n	01 1011	RegWr	0xxx	XXXX	0	1
101111, 14, 11	01 1011	FETCH	xx1x	1000	0	0
		RegRd	XXXX		0	0
		ALU	xx0x	0000	0	0
movo rt. ra	10 0000	RegWr	0xxx		0	0
move rt, ra	10 0000	FETCH	xx1x	1000	0	0
		MemAcc	x1xx	XXXX	0	0
loadi rt, imm	10 0001	RegWr	1xxx		0	1
ioadi i t, iiiiiii	10 0001	FETCH	xx1x	1000	0	0
		RegRd				
		ALU	xxxx xx0x	0000	0	0
		MemAcc	x0xx x0xx		0	
loadr rt, ra	10 0010	RegWr	1xxx	XXXX	0	0
loaul It, Ia	10 0010	FETCH	xx1x	1000	0	0
					0	0
		RegRd ALU	xxxx xx01	1010		0
		MemAcc	x0xx		0	0
loado rt, ra, off	10 0011	Regwr	1xxx	XXXX	0	1
ioado it, ia, oii	10 0011	FETCH	xx1x	1000	0	0
		RegRd			0	0
stori rb, imm	10 0101	MemAcc	xxxx x1xx	XXXX	1	0
Storrin, Illilli	10 0101	FETCH	xx1x	1000	0	0
		RegRd			0	0
		ALU	xxxx xx0x	0000	0	0
ctorrich ro	10 0110					
storr rb, ra		MemAcc	x1xx	XXXX	1	0
storo rb, ra, off	10 0111	FETCH	xx1x	1000	0	U

		RegRd	xxxx	XXXX	0	0
		ALU	xx01	1010	0	0
		MemAcc	x1xx	XXXX	1	0
		FETCH	xx1x	1000	0	0
jmp off	11 0111	ALU	xx11	1010	0	0
		FETCH	xx1x	1000	0	0
		RegRd	xxxx	XXXX	0	0
brc ra, cond, off	11 Occc	ALU	xx0x	0000	0	0

Table showing the control signals for all instruction types

Category	Instruction	Operands	Opcode
No-operation	nop	N/A	00 0000
	add	rt,ra,rb	00 0100
	sub	rt,ra,rb	00 0101
	addi	rt,ra,imm	00 0110
	subi	rt,ra,imm	00 0111
	inc	rt,ra	00 1000
Arithmetic	dec	rt,ra	00 1001
	not	rt,ra	01 0000
	and	rt,ra,rb	01 0001
	or	rt,ra,rb	01 0010
	xor	rt,ra,rb	01 0011
	andi	rt,ra,imm	01 0100
	ori	rt,ra,imm	01 0101
	xori	rt,ra,imm	01 0110
	shl	rt,ra,n	01 1000
	shr	rt,ra,n	01 1001
	rol	rt,ra,n	01 1010
Logic	ror	rt,ra,n	01 1011
	move	rt,ra	10 0000
	loadi	rt,imm	10 0001
	loadr	rt,ra	10 0010
	loado	rt,ra,off	10 0011
	stori	rb,imm	10 0101
	storr	rb,ra	10 0110
Transfer	storo	rb,ra,off	10 0111
	jmp	off	11 0111
	brc ra = 0	ra,cond,off	11 0000
	brc ra != 0	ra,cond,off	11 0001
	brc ra = 1	ra,cond,off	11 0010
	brc ra < 0	ra,cond,off	11 0011
	brc ra > 0	ra,cond,off	11 0100
	brc ra <= 0	ra,cond,off	11 0101
control	brc ra >= 0	ra,cond,off	11 0101

Table showing Opcodes for every instruction type

# Test Program

### <u>Assembler</u>

### Machine Language (Hexadecimal)

Nop	00000000
loadi r15, h01f0	8407C00F
brz r15,-1	C1FF800F
addi r31, r0, 000000011111	18AD9C1F
add r1, r0, r0	00000001
inc r1, r1	20000021
brlz r31, +5	CC02801F
storr r1, r31	980003E1
inc r1, r1	20000021
dec r31, r31	240003FF
jmp -4 (L1)	1DDFE0000
	184019002
	15400101E
loadr r3, r30	1880003C3
loado r4, r30, 3	18C000FC4
	15BFFFC1D
	180000007
	1500043A5
andi r6, r4, 0000000000000001	150000486
brz r6, +2	1C0010006
add r7, r3, r7	200038067
shr r4, r4, 1	264010084
shl r3, r3, 1	260010063
dec r5, r5	2240000A5
brnz r5, -6	2C5FD0005
stori r7, 0	294000007
rol r7, r7, 9	2680900E7
ror r7, r7, 3	26C0300E7
not r8, r7	2400000E8
xor r8, r29, r8	24C0403A8
sub r9, r8, r7	314038109
subi r10, r9, 0000000000000001	31C00052A
brgz r10, +9	3D004800A
brz r10, +8	3C004000A
addi r11, r10, 00000000000000000000000000000	31800294B
brz r11, +6	3C003000B
or r12, r7, r11	3480580EC
storo r12, r0, 1	39C00040C
and r12, r12, r11	34405818C
bro $r12$ , $=1$ , $+3$	3C800800C
jmp +0	4DC000000
jmp +0	4DC000000
stori r7, 000000011111000	4940FFC07
jmp +0	4DC000000
-	

#### PROCESSOR.VHD

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- ====
-- Processor
-- Top level schematic that connects all of the main blocks of the
-- CPU together.
-- ====
entity Processor is
   Port (
        clk : in STD LOGIC;
        en : in STD LOGIC;
        rst : in STD LOGIC;
        start : in STD LOGIC;
        data_out : out STD_LOGIC_VECTOR (15 downto 0)
    );
end Processor;
architecture Behavioral of Processor is
    --signal data in : STD LOGIC VECTOR(15 downto 0);
    signal mWE : STD LOGIC;
    signal oWE : STD LOGIC;
    signal mDAddress : STD LOGIC VECTOR(6 downto 0);
    signal DPD out : STD LOGIC VECTOR(31 downto 0);
    signal DPD_in : STD_LOGIC_VECTOR(31 downto 0);
    signal I_addr : STD_LOGIC_VECTOR(6 downto 0);
    signal I out : STD LOGIC VECTOR(31 downto 0);
    signal oD out : STD LOGIC VECTOR (15 downto 0);
    signal Instr Addr : STD LOGIC VECTOR(7 downto 0);
    signal D addr : STD LOGIC VECTOR(6 downto 0);
    signal Flags : STD LOGIC VECTOR(7 downto 0);
    signal PC : STD LOGIC VECTOR(7 downto 0);
    signal S : STD LOGIC VECTOR (4 downto 1);
    signal RA : STD LOGIC VECTOR (4 downto 0);
    signal RB : STD_LOGIC_VECTOR (4 downto 0);
    signal WA : STD LOGIC VECTOR (4 downto 0);
    signal MA : STD LOGIC VECTOR (15 downto 0);
    signal IMM : STD LOGIC VECTOR (15 downto 0);
    signal AL : STD LOGIC VECTOR (3 downto 0);
    signal SH : STD LOGIC VECTOR (3 downto 0);
    signal OEN : STD LOGIC;
    signal WEN : STD LOGIC;
```

```
signal MDA : STD LOGIC VECTOR (15 downto 0);
    signal M in : STD LOGIC VECTOR (15 downto 0);
    signal M out : STD LOGIC VECTOR (15 downto 0);
    signal PC PLUS 16 : STD LOGIC VECTOR(15 downto 0) := (others => '0' );
    signal PC 16 : STD LOGIC VECTOR(15 downto 0) := (others => '0');
    signal PC PLUS : STD LOGIC VECTOR(7 downto 0);
begin
    Inst OutputReg: entity work.OutputReg PORT MAP(
        clk => clk,
        data in => oD out,
        WE => OWE,
        data out => data out
    );
    --DUAL PORT MEMORY
    Inst DualPortMemory: entity work.DualPortMemory PORT MAP (
        clk => clk,
        I addr => I addr,
        D addr => mDAddress,
        D in => DPD_in,
        WE => mWE,
        D out => DPD out,
        I out => I out
    );
    -- MMU
    Inst MMU: entity work.MMU PORT MAP(
         I addr => Instr addr,
        OEn => OEN,
        D in => M out,
        D out => M in,
        D addr => MDA,
        start => start,
        OWE => OWE,
        oD out => oD out,
        mWE => mWE,
        mD addr => mDAddress,
        mD in => DPD out,
        mD out => DPD in,
        mI addr => I addr
    );
    Inst DataPath C: entity work.DataPath C PORT MAP (
        clk => clk,
        rst => rst,
        en => en,
        R A \Rightarrow RA
        R B \Rightarrow RB
        W EN => WEN,
        W A => WA
        IMM => IMM,
        M A => MA
        M \text{ in } \Longrightarrow M \text{ in,}
        \overline{PC} \Rightarrow \overline{PC} \overline{16}
        S \Rightarrow S
        AL => AL,
        SH => SH,
```

```
PC plus => PC Plus 16,
        Flags => Flags,
        M DA => MDA,
        M out => M out
    );
    PC 16(7 downto 0) <= PC;
    PC Plus <= PC Plus 16(7 downto 0);
    Inst_ControlUnit: entity work.ControlUnit PORT MAP(
        clk => clk,
        rst => rst,
        en => en,
        PC Plus => PC Plus,
        instr => I out,
        Flags => Flags,
        Instr_addr => Instr_addr,
        PC \Rightarrow PC
        S => S,
        RA => RA,
        RB => RB,
        WA => WA
        MA => MA
        IMM => IMM,
        AL \Rightarrow AL
        SH \Rightarrow SH,
        WEN => WEN,
        OEN => OEN
    );
end Behavioral;
```

### **OUTPUTREG.VHD**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
-- ====
-- OutputReg
-- A simple 16bit register
entity OutputReg is
   Port (
        clk : in STD LOGIC;
        data_in : in STD_LOGIC_VECTOR (15 downto 0);
        WE : in STD LOGIC;
        data out : out STD LOGIC VECTOR (15 downto 0)
    );
end OutputReg;
architecture Behavioral of OutputReg is
begin
    -- simple register proccess
   update : process(clk, WE)
   begin
        if (rising_edge(clk) and WE = '1') then
           data out <= data in;
        end if;
    end process;
end Behavioral;
```

#### DUALPORTMEMORY.VHD

```
library IEEE;
use IEEE.STD LOGIC_1164.ALL;
USE ieee.numeric std.ALL;
-- ====
-- DualPortMemory
-- A Dual ASnyc read, single Sync write RAM block. With 128, 32 bit words.
-- Pre loaded with the instruction data.
entity DualPortMemory is
    Port (
        clk : in std logic; -- clock
        I addr : in STD LOGIC VECTOR (6 downto 0); -- Instruction read address
        D addr : in STD LOGIC VECTOR (6 downto 0); -- Data address
        D in : in STD LOGIC VECTOR (31 downto 0); -- Data to write
        WE : in STD LOGIC; -- Data write enable
        D out : out STD LOGIC_VECTOR (31 downto 0); -- Data output
        I out : out STD LOGIC VECTOR (31 downto 0) -- Instruction output
end DualPortMemory;
architecture Behavioral of DualPortMemory is
    type ram type is array (0 to (2**7)-1) of std logic vector(31 downto 0);
    signal ram : ram type := (
-- simple branches test program
       0 \Rightarrow X"00000000",
        1 \Rightarrow X"00000000"
        2 => X"CDFF8000",
        3 \Rightarrow X"00000000"
        4 => X"C1FF8000",
-- simple adds test program
___
        0 \Rightarrow X"00000000",
        1 \Rightarrow X"18003C01",
       2 \Rightarrow X"00000000",
        3 \Rightarrow X"00000022"
        4 => X"C1FF8002",
-- main test program
        0 => X"0000000",
        1 => X"8407C00F",
        2 => X"C1FF800F",
        3 => X"18007C1F",
        4 => X"0000001",
        5 => X"20000021",
        6 => X"CC02801F",
        7 => X"980003E1",
        8 => X"20000021",
        9 => X"240003FF",
        10 => X"DDFE0000"
        11 => X"84019002",
        12 => X"5400101E",
        13 => X"880003C3",
        14 => X"8C000FC4",
```

```
15 => X"5BFFFC1D",
        16 => X"80000007",
        17 => X"500043A5",
        18 => X"50000486",
        19 => X"C0010006",
        20 => X"00038067",
        21 => X"64010084",
        22 => X"60010063",
        23 => X"240000A5",
        24 => X"C5FD0005",
        25 => X"94000007",
        26 => X"680900E7",
        27 => X"6C0300E7",
        28 => X"400000E8",
        29 => X"4C0403A8",
        30 => X"14038109",
        31 => X"1C00052A",
        32 => X"D004800A",
        33 => X"C004000A",
        34 => X"1800294B",
        35 => X"C003000B",
        36 => X"480580EC",
        37 => X"9C00040C",
        38 => X"4405818C",
        39 => X"C800800C",
        40 => X"DC000000",
        41 => X"DC000000",
        42 => X"940FFC07",
        43 => X"DC000000",
        others => X"0000000"
    );
begin
    -- Instruction reads
    I out <= ram(to integer(unsigned(I addr)));</pre>
    -- Data reads
    D out <= ram(to integer(unsigned(D addr)));</pre>
    -- Data writes
    write proc : process(clk, WE)
    begin
        if (rising_edge(clk) and WE = '1') then
            ram(to_integer(unsigned(D addr))) <= D in;</pre>
        end if;
    end process;
end Behavioral;
```

#### **MMU.VHD**

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric std.ALL;
-- ====
-- MMU
-- The memory management unit is resposible for mapping the datapath's full 16 bit
-- Addresses to the hardware's smaller adrres space and memory mapped peripherals
entity MMU is
    Port (
        I addr : in STD LOGIC VECTOR (7 downto 0); -- Instruction address from control
unit
        OEn : in STD LOGIC; -- Memory write enable from data path
        D in : in STD LOGIC VECTOR (15 downto 0); -- data in from datapath
        D out : out STD LOGIC VECTOR (15 downto 0); -- data out to datapath
        D addr : in STD LOGIC VECTOR (15 downto 0); -- data address from datapath
        start : in STD LOGIC; -- memory mapped push button
        oWE : out STD LOGIC; -- GPIO write enable
        oD out : out STD LOGIC VECTOR (15 downto 0); -- data out to GPIO
       mWE : out STD LOGIC; -- Physical memory write enable
       mD addr : out STD LOGIC VECTOR (6 downto 0); -- Physical memory address
       mD in : in STD LOGIC VECTOR (31 downto 0); -- data in from pyhsical memory
       mD out : out STD_LOGIC_VECTOR (31 downto 0); -- data out to physical memory
       mI addr : out STD LOGIC VECTOR (6 downto 0) -- instruction address for physical
memory
    );
end MMU;
architecture Behavioral of MMU is
    signal to write : STD LOGIC VECTOR (31 downto 0);
    signal isMemAccess : STD LOGIC;
begin
    -- Flag that determins weather this will be an accress to physical memory
    isMemAccess <=
        '1' when unsigned (D addr) \geq 64 and unsigned (D addr) \leq 64+(64*2) else
        '0';
    --Instructions
    mI addr <= I addr (6 downto 0);
    -- Output Reg
    oD out <= D in;
    oWE <= '1' when D addr = X"01F8" and OEn = '1' else '0';
    -- Data to write to memory
```

```
to write(31 downto 16) <=
        D in when D addr(0) = '0' else
        mD in (31 downto 16);
    to write(15 downto 0) <=
        D in when D addr(0) = '0' else
        mD in (15 downto 0);
    -- map internal signal to output
    mD out <= to write;</pre>
    -- if its a memory access and datapath wants to write then set the physical memorys
write enable
   mWE <=
        '1' when isMemAccess = '1' and OEn = '1' else
        '0';
    -- set the physical memorys write enable
    mD addr <= std logic vector(unsigned(D addr(7 downto 1)) + to unsigned(64,7));</pre>
    -- Data to processor
    D out <=
                                 when isMemAccess = '1' and D_addr(0) = '1' else
        mD in (31 downto 16)
        mD_in(15 downto 0) when isMemAccess = '1' and D_addr(0) = '0' else
X"fffff" when D_addr = X"01F0" and start = '1' else
        X"0000"
                              when D addr = X"01F0" and start = '0'
                                                                              else
        (others =>'U');
end Behavioral;
```

#### CONTROLFSM.VHD

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- ====
-- ControlFSM
-- The finate state machine that controls which stage of instruction processing
-- We are currently in. As well as deciding which stages of proccessing the
-- current instruction need to pass through. It also provide the STAGE and S
-- flags used else where in the CPU
-- ====
entity ControlFSM is
   Port (
        clk : in STD LOGIC; -- clock
        rst : in STD LOGIC; -- active high sync reset
        opcode : in STD LOGIC Vector (5 downto 0); -- the opcode of the current
instruction
        S : out STD LOGIC VECTOR (4 downto 1); -- Selection flags which control
multiplexers in the data path
        STAGE: out STD LOGIC VECTOR(8 downto 0) -- The current stage of exicution
    );
end ControlFSM;
architecture Behavioral of ControlFSM is
    type STATE TYPE is ( S0, S1, S2, S3, S4, S5, S6, S7, S8);
    signal curr state, next state: STATE TYPE;
    signal optype : STD LOGIC VECTOR(1 downto 0);
begin
    -- The next state assignment process for this FSM
    restart : process(clk,rst) is
    begin
        if rising edge(clk) then
            if (rst='1') then -- sync reset
                curr state <= S0; -- S0 is the reset state
                curr state <= next state; -- if were not reseting move to the next state
            end if;
        end if;
    end process;
    -- The next state calculation process
    control : process(curr state, opcode, optype) is
    begin
        -- Top two bits of the opcode tell us which type of instruction this is.
        -- e.g. arithmetic or branch
        optype <= opcode(opcode'length -1 downto opcode'length -2);</pre>
        -- Decide on what the next state is based of of the opcode and optype
        case curr state is
            when S0 =>
```

```
next state <= S1;</pre>
        when S1 =>
            if (optype = "11") then
                 -- Branch
                next state <= S8;</pre>
            elsif (optype = "10") then
                -- Memory
                next state <= S4;
            else
                 -- Registers
                next state <= S2;</pre>
            end if;
        when S2 =>
            next state <= S3;
        when S3 =>
            next state <= S0;</pre>
        when S4 =>
            if (opcode(1) = '1') then
                -- Store
                next state <= S5;</pre>
            else
                 -- Load
                next state <= S6;
            end if;
        when S5 =>
            next state <= S0;
        when S6 =>
            next state <= S7;
        when S7 =>
            next state <= S0;
        when S8 =>
            next state <= S0;</pre>
    end case;
end process;
-- Set the bit flags for the STAGE signal
STAGE(0) <= '1' when curr state = S0 else '0';
STAGE(1) <= '1' when curr state = S1 else '0';
STAGE(2) <= '1' when curr_state = S2 else '0';
STAGE(3) <= '1' when curr state = S3 else '0';
STAGE(4) <= '1' when curr state = S4 else '0';
STAGE(5) <= '1' when curr state = S5 else '0';
STAGE(6) <= '1' when curr state = S6 else '0';
STAGE(7) <= '1' when curr state = S7 else '0';
STAGE(8) <= '1' when curr state = S8 else '0';
-- Set the flags for the select (S) signal
S(1) \leq
    '-' when curr state = S0 else
    '-' when curr state = S1 and optype /= "11" else
    '1' when curr state = S1 and optype = "11" else
    '0' when curr state = S2 else
    '-' when curr_state = S3 else
    '1' when curr state = S4 else
    '-' when curr state = S5 else
    '-' when curr state = S6 else
    '0' when curr_state = S7 else
    '0' when curr_state = S8 else
    'X';
S(2) <=
```

```
'1' when curr state = S0 else
        '-' when curr state = S1 and optype /= "11" else
        '1' when curr state = S1 and optype = "11" else
        '0' when curr_state = S2 else
        '0' when curr_state = S3 else
        '0' when curr state = S4 else
        '-' when curr state = S5 else
        '-' when curr state = S6 else
        '0' when curr state = S7 else
        '0' when curr_state = S8 else
        'X';
    S(3) \leftarrow '1' when opcode = "100001" and curr state = S7 else
            '1' when opcode = "100101" and curr_state = S7 else
            '0';
    S(4) <=
        '-' when curr_state = S0 else
        '-' when curr_state = S1 else
        '0' when curr state = S2 else
        '0' when curr state = S3 else
        '-' when curr state = S4 else
        '-' when curr state = S5 else
        '1' when curr state = S6 else
        '-' when curr_state = S7 else
        '-' when curr_state = S8 else
        'X';
end Behavioral;
```

### **SEQUENCER**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- ====
-- Sequencer
-- Decides on what instruction to exicute next.
-- Handels branches and incrimenting the PC
entity Sequencer is
    Port (
        clk : in STD LOGIC; -- clock
        rst : in STD LOGIC; -- active high sync reset
        en : in STD LOGIC; -- enable
       STAGE: in STD LOGIC VECTOR(8 downto 0); -- stage of exicution flags
        instr : in STD LOGIC VECTOR (31 downto 0); -- instruction
        PC plus : in STD LOGIC_VECTOR (7 downto 0); -- PC + offset
        flags : in STD LOGIC VECTOR (7 downto 0); -- flags
        PC : out STD LOGIC VECTOR (7 downto 0); -- program counter
       MIA: out STD LOGIC VECTOR (7 downto 0) -- memory address of instruction
    );
end Sequencer;
architecture Behavioral of Sequencer is
    signal PC internal : STD LOGIC VECTOR (7 downto 0) := (others => '0'); -- current
internal PC state
    signal PC next : STD LOGIC VECTOR (7 downto 0); -- the next PC state
    signal cond met : STD LOGIC; -- whether the branching condition has been met
    signal opcode : STD_LOGIC_VECTOR(5 downto 0); -- the opcode part of the instruction
    signal cond : STD LOGIC VECTOR (2 downto 0); -- the condition part of the opcode
    signal cond met i : STD LOGIC;
begin
    -- assign opcode and cond from the instruction
    opcode <= instr(31 downto 26);</pre>
    cond <= opcode(2 downto 0);</pre>
    -- Calculate weather the condition to branch has been met
    cond met <=
        11' when cond = "000" and flags(0) = '1' and STAGE(8) = '1' else -- ra = 0
        '1' when cond = "001" and flags(1) = '1' and STAGE(8) = '1' else -- ra != 0
        '1' when cond = "010" and flags(2) = '1' and STAGE(8) = '1' else -- ra = 1
        '1' when cond = "011" and flags(4) = '1' and STAGE(8) = '1' else -- ra < 0
        '1' when cond = "100" and flags(3) = '1' and STAGE(8) = '1' else -- ra > 0
        '1' when cond = "101" and flags(6) = '1' and STAGE(8) = '1' else -- ra <= 0
        '1' when cond = "110" and flags(5) = '1' and STAGE(8) = '1' else -- ra >= 0
        '1' when cond = "111" else -- jump
        '0';
    -- map internal signals to outputs
    PC <= PC internal;
    MIA <= PC internal;
```

```
-- The Instruction register update process
    register proc : process(clk, rst, en, STAGE, cond met, opcode) is
    begin
        if rising_edge(clk) then
            if rst = '1' then
                PC internal <= (others => '0');
            elsif en = '1' and STAGE(0) = '1' then
                if opcode(5 downto 4) = "11" and cond met i = '1' then
                    PC internal <= PC next;</pre>
                    PC_internal <= std_logic_vector(unsigned(PC_internal) + 1);</pre>
                end if;
            end if;
        end if;
    end process;
    -- Add a register for PC PLUS so we can keep the value until after
    -- the condition is evaluated.
    stick proc : process(clk, PC plus, STAGE) is
    begin
        if rising edge(clk) and STAGE(8) = '1' then
            PC next <= PC plus;
        end if;
    end process;
    -- Add a register for cond met so we can keep the value until we need
    -- to branch.
    met proc : process(clk, cond met, STAGE) is
   begin
        if rising edge(clk) and STAGE(8) = '1' then
            cond met i <= cond met;</pre>
        end if;
    end process;
end Behavioral;
```

#### **DECODER**

```
library IEEE;
USE ieee.numeric std.ALL;
use IEEE.STD LOGIC 1164.ALL;
__ ----
-- Decoder
-- Decode from the current instruction to STAGE to the
-- Individual control signals need to drive the datapath.
entity Decoder Block is
    Port (
        instr : in STD LOGIC VECTOR (31 downto 0); -- Instruction
        STAGE: in STD LOGIC VECTOR(8 downto 0); -- Currennt stage flags
        OPCODE : out STD LOGIC VECTOR (5 downto 0); -- Opcode from instruction
       RA: out STD LOGIC VECTOR (4 downto 0); -- Index of working register A
       RB : out STD_LOGIC_VECTOR (4 downto 0); -- Index of working register B
       WA : out STD LOGIC VECTOR (4 downto 0); -- Index of register to be written to.
       MA : out STD LOGIC VECTOR (15 downto 0); -- Memory address from instruction.
        IMM : out STD LOGIC VECTOR (15 downto 0); -- Intermediate value form
instruction
        AL : out STD_LOGIC_VECTOR (3 downto 0); -- Control code of the ALU
        SH : out STD LOGIC VECTOR (3 downto 0); -- Amount ot shift by
       WEN : out STD LOGIC; -- Write enable for the registers
       OEN : out STD LOGIC -- Write enable for the memory
    );
end Decoder Block;
architecture Behavioral of Decoder Block is
    signal OPCODE int : STD LOGIC VECTOR(5 downto 0);
    signal IMM internal : STD LOGIC VECTOR(15 downto 0);
    signal InstrInternal1 : std logic vector(IMM internal'range) := (others => '0');
    signal InstrInternal2 : std logic vector(IMM internal'range) := (others => '0');
begin
    -- grab the opcode part of the instruction
    OPCODE int <= instr(31 downto 26);
    -- map internal signal to output
    OPCODE <= OPCODE int;
    -- RA and WA are always in the same place
    -- so they can be assigned with no logic
    RA <= instr(9 downto 5);
    WA <= instr(4 downto 0);
    -- RB moves so it needs
    RB <=
        instr(20 downto 16) when OPCODE int(5 downto 4) = "00" else
```

```
instr(4 downto 0);
    -- The IMM/Offset is the most variable of the data that is encoded into the
    -- Instructions. it also changes it size. SO it has the most complicated decode
    -- Logic
    InstrInternal1 <= std logic vector(resize(signed(instr(19 downto 10)), 16));</pre>
    InstrInternal2 <= std logic vector(resize(signed(instr(24 downto 16)), 16));</pre>
    IMM internal <=</pre>
        InstrInternal1 when OPCODE int(5 downto 4) = "10" and OPCODE int(1 downto 0) =
"11" else
        InstrInternal2 when OPCODE int(5 downto 4) = "11" else
        instr(25 downto 10);
    -- Map internal signals to the ouputs
    IMM <= IMM internal;</pre>
    MA <= IMM internal;
    -- The instruction coding given to cannot be directly mapped to the
        "1010" when STAGE(1) = '1' else -- calc branch
        "1010" when STAGE(8) = '1' else -- calc branch
        "0100" when OPCODE int(5 downto 3) = "010" and OPCODE int(1 downto 0) = "01"
       "0101" when OPCODE int(5 downto 3) = "010" and OPCODE int(1 downto 0) = "10"
else -- A || B
       "0110" when OPCODE int(5 downto 3) = "010" and OPCODE int(1 downto 0) = "11"
else -- A xor B
       "0111" when OPCODE int(5 downto 3) = "010" and OPCODE int(1 downto 0) = "00"
else -- not A
        "1000" when OPCODE int(5 downto 4) = "00" and OPCODE int(3) = '1' and
OPCODE int(4) = '0' else -- A + 1
        "1001" when OPCODE int(5 downto 4) = "00" and OPCODE int(3) = '1' and
OPCODE int(4) = '0' else - A - 1
        "1010" when OPCODE int(5 downto 4) = "00" and OPCODE int(2) = '1' and
OPCODE_int(0) = '0' else \overline{\phantom{a}} A + B
        "1011" when OPCODE int (5 downto 4) = "00" and OPCODE int (2) = '1' and
OPCODE int(0) = '1' else -- A - B
       "1100" when OPCODE int(5 downto 3) = "011" and OPCODE int(2 downto 0) = "000"
else -- A sla X
       "1101" when OPCODE int(5 downto 3) = "011" and OPCODE int(2 downto 0) = "001"
       "1110" when OPCODE int(5 downto 3) = "011" and OPCODE int(2 downto 0) = "010"
else -- A rotl X
        "1111" when OPCODE int(5 downto 3) = "011" and OPCODE int(2 downto 0) = "011"
else -- A rotr X
        "0000"; -- A
    -- Get the amount ot shift by.
    SH <= instr(19 downto 16);
    -- OEN is high for any opcode starting with 1001, i.e store instructions
    OEN <=
        '1' when OPCODE int(5 downto 2) = "1001" else
        '0';
    -- Write enable is high for certian stages of exicution
    WEN <=
        '1' when STAGE(3) = '1' else
        '1' when STAGE(7) = '1' else
        '0';
```

#### CONTROL UNIT

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- ====
-- ControlUnit
-- The main control unit for the processor.
-- Contains the decode, instruction register, sequencer and FSM.
entity ControlUnit is
   Port (
           clk : in std logic; -- clock
           rst : in std_logic; -- sync active high reset
           en : in STD LOGIC; -- active high enable
           PC Plus : in STD LOGIC VECTOR (7 downto 0); -- the PC plus offset
           instr: in STD LOGIC VECTOR (31 downto 0); -- the current instruction
           Flags: in STD LOGIC VECTOR(7 downto 0); -- the flags from the ALU
           Instr addr : out STD LOGIC VECTOR (7 downto 0); -- The address of the next
instruction
          PC : out STD LOGIC VECTOR (7 downto 0); -- The program counter
           S : out STD LOGIC VECTOR (4 downto 1); -- Selects for the ALU multiplexers
          RA : out STD_LOGIC_VECTOR (4 downto 0); -- Index of working register A
           RB : out STD_LOGIC_VECTOR (4 downto 0); -- Index of working register B
           WA : out STD LOGIC VECTOR (4 downto 0); -- Index of working register to be
written to (Rt)
          MA : out STD LOGIC VECTOR (15 downto 0); -- Memory address from instruction
           IMM : out STD LOGIC VECTOR (15 downto 0); -- Intermediate value from
instruction
          AL : out STD LOGIC VECTOR (3 downto 0); -- The ALU control code
           SH : out STD LOGIC VECTOR (3 downto 0); -- The amount of bits to shift by
          WEN : out STD_LOGIC; -- Write enable for the registers
          OEN : out STD LOGIC -- Write enable for the memory
         );
end ControlUnit;
architecture Behavioral of ControlUnit is
    signal OPCODE : STD LOGIC VECTOR (5 downto 0);
    signal STAGE : STD LOGIC VECTOR (8 downto 0);
begin
    -- The control FSM
    Inst ControlFSM: entity work.ControlFSM PORT MAP(
        clk => clk ,
```

```
rst => rst,
        opcode => OPCODE ,
        S \Rightarrow S
        STAGE => STAGE
    );
    -- The PC sequencer
    Inst_Sequencer: entity work.Sequencer PORT MAP(
        clk => clk ,
       rst => rst,
        en => en,
       STAGE => STAGE,
        instr => instr ,
        PC plus => PC Plus,
        flags => Flags,
       PC => PC,
        MIA => Instr_addr
    );
    -- The combonational decoder
    Inst Decoder Block: entity work. Decoder Block PORT MAP (
        instr => instr,
       STAGE => STAGE,
        OPCODE => OPCODE,
       RA => RA
        RB => RB,
        WA => WA,
        MA => MA
        IMM => IMM,
        AL => AL,
        SH => SH,
        WEN => WEN,
        OEN => OEN
    );
end Behavioral;
```

#### DATAPATHC.VHD

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
entity DataPath C is
    GENERIC (
        data size : natural := 16;
        num registers : natural := 32
    );
    Port (
        clk : in STD LOGIC;
        rst : in STD LOGIC;
        en : in STD LOGIC;
        -- Inputs
        R_A : in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Read address A
        R B : in STD LOGIC VECTOR (log2(num registers)-1 downto 0); -- Read address B
        W EN : in STD LOGIC;
                                                                      -- Register write
enable
        W A : in STD LOGIC VECTOR (log2(num registers)-1 downto 0); -- Write address
        IMM : in STD LOGIC VECTOR (data size-1 downto 0);
                                                              -- Itermediate
value
        M A : in STD LOGIC VECTOR (data size-1 downto 0);
                                                                     -- Memory address
       M in : in STD LOGIC VECTOR (data size-1 downto 0);
                                                                      -- Memory input
(read)
       PC : in STD LOGIC VECTOR (15 downto 0);
                                                                      -- Current Program
Counter
        S : in STD LOGIC VECTOR (4 downto 1);
                                                                      -- Selector control
        AL : in STD_LOGIC_VECTOR (3 downto 0);
                                                                      -- ALU control
        SH : in STD LOGIC VECTOR (log2(data size)-1 downto 0);
                                                                      -- Shift amount
        -- Outputs
        PC plus : out STD LOGIC VECTOR (15 downto 0);
                                                                      -- Next Program
Counter
        Flags : out STD LOGIC VECTOR (7 downto 0);
                                                                      -- ALU flags
       M_DA : out STD_LOGIC_VECTOR (data_size-1 downto 0);
M_out : out STD_LOGIC_VECTOR (data_size-1 downto 0)
                                                                      -- Memory address
                                                                      -- Memory output
(write)
   );
end DataPath C;
architecture Behavioral of DataPath C is
    -- Data to write to the registers
    signal reg in : STD LOGIC VECTOR (data size-1 downto 0);
    -- Outputs of the registers
    signal A_data : STD_LOGIC_VECTOR (data_size-1 downto 0);
    signal B_data : STD_LOGIC_VECTOR (data_size-1 downto 0);
    -- Output of the register on the A and B buses
    signal A reg out : STD LOGIC VECTOR (data size-1 downto 0);
    signal B reg out : STD LOGIC VECTOR (data size-1 downto 0);
```

```
-- The Outputs of the two Muxes on the input to the ALU
    signal A mux : STD LOGIC VECTOR (data size-1 downto 0);
    signal B mux : STD LOGIC VECTOR (data size-1 downto 0);
    -- The output of the combined ALU and shifter
    signal ALU out : STD LOGIC VECTOR (data size-1 downto 0);
    signal ALU reg out : STD LOGIC VECTOR (data size-1 downto 0);
    -- The output of the memory in register
    signal M in reg out : STD LOGIC VECTOR (data size-1 downto 0);
begin
    -- The two multiplexers on the input to the ALU
    A mux \leftarrow A reg out when S(2) = '0' else PC;
    B_mux <= B_reg_out when S(1) = '0' else IMM;</pre>
    -- The address multiplexer for the memory
    M DA \leftarrow M A when s(3) = '1' else ALU reg out;
    M out <= B req out;
    PC plus <= ALU reg out;
    -- The register write multiplexer
    reg in <= ALU reg out when s(4) = '0' else M in reg out;
    -- The register on the A bus
    A reg: entity work.Reg Generic Map (data size => data size)
    PORT MAP (
        clk => clk,
        rst => rst,
        en => en,
        data in => A data,
        data out => A reg out
    );
    -- The register on the B bus
    B reg: entity work.Reg Generic Map (data size => data size)
    PORT MAP (
       clk => clk,
       rst => rst,
        en => en,
        data in => B data,
        data out => B reg out
    );
    -- The Register on the out put of the ALU
    ALU reg: entity work. Reg Generic Map (data size => data size)
    PORT MAP (
        clk => clk,
       rst => rst,
        en => en,
        data in => ALU out,
        data out => ALU reg out
    );
    -- The register on the memory read bus
    M in reg: entity work. Reg Generic Map (data size => data size)
    PORT MAP (
        clk => clk,
```

```
rst => rst,
        en => en,
        data in => M in,
        data out => M in reg out
    );
    -- The ALU and shifter from Lab 1
    ALU: entity work.ALU_param GENERIC MAP( N => data_size )
    PORT MAP (
       A => A_mux,
        B => B mux,
        X \Rightarrow SH,
        ctrl => AL,
        0 => ALU out,
        flags => flags
    );
    -- The register bank
    Registers: entity work.regbank
    PORT MAP (
       RSELA => R A,
       RSELB => R B,
        WSEL => W A,
        D \Rightarrow reg in,
        WEN => W EN,
        clk => clk,
        A => A data,
        B => B data,
        rst => '0'
    );
end Behavioral;
```

#### **REG.VHD**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- A paramateriable synchronous reset D-type registers with enable
entity Req is
    Generic(
        data_size: natural := 8 -- How many bits will the register deal with
    );
    Port (
        clk : in STD LOGIC;
        rst : in STD LOGIC; -- synchronus reset
en : in STD_LOGIC; -- synchronus reset
        data in : in STD LOGIC VECTOR (data size-1 downto 0); -- input
        data out : out STD LOGIC VECTOR (data size-1 downto 0) -- output
    );
end Rea;
architecture Behavioral of Reg is
begin
    process (clk)
    begin
         -- Synchronise to the clock
        if (rising edge(clk)) then
            if (rst = '1') then
                 -- Reset to zero
                 data_out <= (others => '0');
            elsif (en = '1') then
                 -- Pass the input to the output
                 data out <= data in;
            end if;
        end if;
    end process;
end Behavioral;
```

#### OTHERREGBANK.VHD

```
______
-- Company:
-- Engineer:
-- Create Date:
                 18:20:58 02/23/2009
-- Design Name:
-- Module Name: regbank - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity regbank is
   Port ( A : out STD LOGIC VECTOR (15 downto 0);
          B : out STD LOGIC VECTOR (15 downto 0);
          RSELA : in STD LOGIC VECTOR (4 downto 0);
          RSELB : in STD_LOGIC_VECTOR (4 downto 0);
          D: in STD LOGIC VECTOR (15 downto 0);
          WSEL : in STD LOGIC VECTOR (4 downto 0);
             WEN: in STD LOGIC;
             CLK, RST: in STD LOGIC);
end regbank;
architecture Behavioral of regbank is
--type rbank is array (0 to 31) of std logic vector (15 downto 0);
signal REG00 : std logic vector (15 downto 0);
signal REG01 : std logic vector (15 downto 0);
signal REG02 : std logic vector (15 downto 0);
signal REG03 : std logic vector (15 downto 0);
signal REG04 : std logic vector (15 downto 0);
signal REG05 : std logic vector (15 downto 0);
signal REG06 : std logic vector (15 downto 0);
signal REG07 : std logic vector (15 downto 0);
signal REG08 : std logic vector (15 downto 0);
signal REG09 : std logic vector (15 downto 0);
signal REG10 : std_logic_vector (15 downto 0);
signal REG11 : std_logic_vector (15 downto 0);
signal REG12 : std_logic_vector (15 downto 0);
signal REG13 : std logic vector (15 downto 0);
signal REG14 : std logic vector (15 downto 0);
```

```
signal REG15 : std logic vector (15 downto 0);
signal REG16 : std logic vector (15 downto 0);
signal REG17 : std logic vector (15 downto 0);
signal REG18 : std logic vector (15 downto 0);
signal REG19 : std logic vector (15 downto 0);
signal REG20 : std logic vector (15 downto 0);
signal REG21 : std logic vector (15 downto 0);
signal REG22 : std logic vector (15 downto 0);
signal REG23 : std logic vector (15 downto 0);
signal REG24 : std logic vector (15 downto 0);
signal REG25 : std_logic_vector (15 downto 0);
signal REG26 : std_logic_vector (15 downto 0);
signal REG27 : std logic vector (15 downto 0);
signal REG28 : std logic vector (15 downto 0);
signal REG29 : std logic vector (15 downto 0);
signal REG30 : std logic vector (15 downto 0);
signal REG31 : std logic vector (15 downto 0);
begin
           REG00 when RSELA = "00000" else
    A <=
            REG01 when RSELA = "00001" else
            REG02 when RSELA = "00010" else
            REG03 when RSELA = "00011" else
            REG04 when RSELA = "00100" else
            REG05 when RSELA = "00101" else
            REG06 when RSELA = "00110" else
            REG07 when RSELA = "00111" else
            REG08 when RSELA = "01000" else
            REG09 when RSELA = "01001" else
            REG10 when RSELA = "01010" else
            REG11 when RSELA = "01011" else
            REG12 when RSELA = "01100" else
            REG13 when RSELA = "01101" else
            REG14 when RSELA = "01110" else
            REG15 when RSELA = "01111" else
            REG16 when RSELA = "10000" else
            REG17 when RSELA = "10001" else
            REG18 when RSELA = "10010" else
            REG19 when RSELA = "10011" else
            REG20 when RSELA = "10100" else
            REG21 when RSELA = "10101" else
            REG22 when RSELA = "10110" else
           REG23 when RSELA = "10111" else
            REG24 when RSELA = "11000" else
            REG25 when RSELA = "11001" else
            REG26 when RSELA = "11010" else
            REG27 when RSELA = "11011" else
            REG28 when RSELA = "11100" else
            REG29 when RSELA = "11101" else
            REG30 when RSELA = "11110" else
            REG31 when RSELA = "111111" else
            REG00 when RSELB = "00000" else
    B <=
            REG01 when RSELB = "00001" else
            REG02 when RSELB = "00010" else
            REG03 when RSELB = "00011" else
            REG04 when RSELB = "00100" else
            REG05 when RSELB = "00101" else
            REG06 when RSELB = "00110" else
```

```
REG07 when RSELB = "00111" else
            REG08 when RSELB = "01000" else
            REG09 when RSELB = "01001" else
            REG10 when RSELB = "01010" else
            REG11 when RSELB = "01011" else
            REG12 when RSELB = "01100" else
            REG13 when RSELB = "01101" else
            REG14 when RSELB = "01110" else
            REG15 when RSELB = "01111" else
            REG16 when RSELB = "10000" else
            REG17 when RSELB = "10001" else
            REG18 when RSELB = "10010" else
            REG19 when RSELB = "10011" else
            REG20 when RSELB = "10100" else
            REG21 when RSELB = "10101" else
            REG22 when RSELB = "10110" else
            REG23 when RSELB = "10111" else
            REG24 when RSELB = "11000" else
            REG25 when RSELB = "11001" else
            REG26 when RSELB = "11010" else
            REG27 when RSELB = "11011" else
            REG28 when RSELB = "11100" else
            REG29 when RSELB = "11101" else
            REG30 when RSELB = "11110" else
            REG31 when RSELB = "111111" else
            REG00 <= "0000000000000000";
process (CLK)
begin
    if (CLK'event and CLK = '1') then
        if RST = '1' then
           REG01 <= "0000000000000000";
           REG02 <= "0000000000000000";
           REG03 <= "00000000000000000";
           REG04 <= "00000000000000000";
           REG05 <= "0000000000000000";
           REG06 <= "00000000000000000";
           REG07 <= "00000000000000000";
           REG08 <= "0000000000000000";
           REG09 <= "0000000000000000";
           REG10 <= "00000000000000000";
           REG11 <= "0000000000000000";
           REG12 <= "00000000000000000";
           REG13 <= "0000000000000000";
           REG14 <= "0000000000000000";
           REG15 <= "0000000000000000";
           REG16 <= "0000000000000000";
           REG17 <= "00000000000000000";
           REG18 <= "0000000000000000";
           REG19 <= "0000000000000000";
           REG20 <= "0000000000000000";
           REG21 <= "00000000000000000";
           REG22 <= "00000000000000000";
           REG23 <= "00000000000000000";
           REG24 <= "00000000000000000";
           REG25 <= "0000000000000000";
           REG26 <= "0000000000000000";
           REG27 <= "0000000000000000";
           REG28 <= "0000000000000000";
```

```
REG29 <= "000000000000000";
           REG30 <= "00000000000000000";
           REG31 <= "0000000000000000";
        else
            if (WEN = '1') then
                case WSEL is
                    when "00000" => REG00 <= D;
                     when "00001" => REG01 <= D;
                    when "00010" => REG02 <= D;
                     when "00011" => REG03 <= D;
                     when "00100" => REG04 <= D;
                     when "00101" => REG05 <= D;
                     when "00110" => REG06 <= D;
                     when "00111" => REG07 <= D;
                     when "01000" => REG08 <= D;
                    when "01001" => REG09 <= D;
                    when "01010" => REG10 <= D;
                     when "01011" => REG11 <= D;
                    when "01100" => REG12 <= D;</pre>
                     when "01101" => REG13 <= D;
                     when "01110" => REG14 <= D;
                    when "01111" => REG15 <= D;
                    when "10000" => REG16 <= D;
                    when "10001" => REG17 <= D;
                    when "10010" => REG18 <= D;
                    when "10011" => REG19 <= D;</pre>
                    when "10100" => REG20 <= D;
                    when "10101" => REG21 <= D;
                    when "10110" => REG22 <= D;
                    when "10111" => REG23 <= D;
                    when "11000" => REG24 <= D;
                     when "11001" => REG25 <= D;
                    when "11010" => REG26 <= D;</pre>
                     when "11011" => REG27 <= D;
                     when "11100" => REG28 <= D;
                    when "11101" => REG29 <= D;
                     when "11110" => REG30 <= D;
                     when "11111" => REG31 <= D;
                     when others => REG31 <= REG31;
                end case;
            end if;
        end if;
    end if;
end process;
end Behavioral;
```

### REGISTER.VHD

#### ALUPARAM.VHD

```
-- Uni : University of York
-- Course : Electronic Engineering
-- Module : Computer Architectures
-- Engineers : Y3839090 & Y3840426
-- Create Date : 13:19:20 02/17/2017
-- Design Name : ALU param - Behavioral
-- Description : A paramateriable integer ALU.
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
entity ALU param is
    Generic (
        N : natural := 8 -- data size in bits
    );
    Port (
        A : in STD LOGIC VECTOR (N-1 downto 0);
        B : in STD_LOGIC_VECTOR (N-1 downto 0);
        X : in STD LOGIC VECTOR (log2(N)-1 downto 0); -- shift/rotate amount input
        ctrl : in STD LOGIC VECTOR (3 downto 0); -- control signals from opcode
        O : out STD LOGIC VECTOR (N-1 downto 0);
        flags :out STD LOGIC VECTOR (7 downto 0) -- flags
    );
end ALU param;
architecture Behavioral of ALU param is
    -- internal signed signal for A and B inpy=uts
    signal A itrn : SIGNED (N-1 downto 0);
    signal B itrn : SIGNED (N-1 downto 0);
    -- internal integer for X
    signal X itrn : integer;
    -- internal signed signal for output
    signal 0 itrn : SIGNED (N-1 downto 0);
    -- max positive and negitive N bit signed numbers
    constant max pos : SIGNED (N-1 downto 0) := to signed(( 2 ** (N-1) ) - 1, N);
    constant max neg : SIGNED (N-1 \text{ downto } 0) := \text{to signed} (-2 ** (N-1) , N);
begin
        A_itrn <= signed(A); -- converts A to signed and maps the result to A_itrn
        B itrn <= signed(B); -- converts A to signed and maps the result to B itrn
        -- converts X to integer and maps the result to X itrn
        X itrn <= to_integer(unsigned(X));</pre>
```

```
-- converts O itrn to a plain std logic vector and maps it to O
        0 <= std logic vector(0 itrn);</pre>
        -- Main ALU multiplexer for each possible command
        0 itrn <=
            A itrn
                                      when ctrl = "00000" else
                                                                   -- Output A
                                      when ctrl = "0100" else
                                                                  -- Output A & B
            A itrn and B itrn
                                     when ctrl = "0101" else
                                                                   -- Output A || B
            A itrn or B itrn
                                     when ctrl = "0110" else
                                                                   -- Output A xor B
            A itrn xor B itrn
                                      when ctrl = "0111" else
            not A itrn
                                                                   -- Output not A
            A_itrn + 1
                                      when ctrl = "1000" else
                                                                   -- Output A + 1
            A itrn - 1
                                     when ctrl = "1001" else
                                                                   -- Output A - 1
            A itrn + B itrn
                                     when ctrl = "1010" else
                                                                   -- Output A + B
            A itrn - B itrn
                                     when ctrl = "1011" else
                                                                   -- Output A - B
            SHIFT_LEFT (A_itrn , X_itrn)
                                             when ctrl = "1100" else -- Output A sla X
            SHIFT_RIGHT (A_itrn , X_itrn) when ctrl = "1101" else -- Output A sra X ROTATE_LEFT (A_itrn , X_itrn) when ctrl = "1110" else -- Output A rotl X
            ROTATE RIGHT (A itrn , X itrn) when ctrl = "1111" else -- Output A rotr X
            (others =>'U');
    -- Overflow flag
    flags(7) <=
        -- Will overflow if you add one to the max positive value
        '1' when ctrl = "1000" and A_itrn = max_pos else
        -- Will overflow if you minus one to the max negitive value
        '1' when ctrl = "1001" and A itrn = max neg else
        -- Will overflow if two neg values added give a pos result
        '1' when ctrl = "1010" and A itrn(N-1) = '1' and B itrn(N-1) = '1' and
0 itrn(N-1) = '0' else
        -- Will overflow if two pos values added give a neg result
        '1' when ctrl = "1010" and A itrn(N-1) = '0' and B itrn(N-1) = '0' and
0 itrn(N-1) = '1' else
        -- Will overflow if a pos value is subtracted from a neg value gives a pos
result
        '1' when ctrl = "1011" and A itrn(N-1) = '1' and B itrn(N-1) = '0' and
0 itrn(N-1) = '0' else
        -- Will overflow if a neg value is subtracted from a pos value gives a neg
result.
        '1' when ctrl = "1011" and A itrn(N-1) = '0' and B itrn(N-1) = '1' and
0 itrn(N-1) = '1'
        -- If none of the above are true then the result hasn't overflown
        else '0';
    -- Other flags
    flags(6) <= '1'
                         when 0 itrn >= 0
                                              else '0'; -- grater than or equal to zero
    flags(5) <= '1'
                                              else '0'; -- less than or equal to zero
                         when 0 itrn <= 0</pre>
                                            else '0'; -- grater than zero
                        when O_itrn > 0
when O_itrn < 0
when O_itrn = 1</pre>
else '0'; -- grater than zero
less '0'; -- less than zero
less '0'; -- one flag
    flags(4) <= '1'
    flags(3) <= '1'
    flags(2) <= '1'
    flags(1) <= '1'
                         when 0 itrn /= 0 else '0'; -- not zero flag
                     when 0 itrn = 0 else '0'; -- zero flag
    flags(0) <= '1'
end Behavioral;
```

#### DIGENG.VHD

```
_____
-- PACKAGE FOR DIGITAL ENGINEERING LABS
-- To use:
-- - Download file
-- - Use "Add copy" to add to Xilinx project
-- - Add "use work.DigEng.all" on top of entity
package DigEng is
function log2 (x : natural ) return natural;
function size (x : natural ) return natural;
end DigEng;
package body DigEng is
______
-- LOG BASE 2 FUNCTION
-- returns the ceiling of log base 2 of a (non-zero) integer
-- (1->0; 2->1; 3->2; 4->2; 5->3 ...)
-- This function is NOT SYNTHESIZABLE
-- should be used for indices, not circuit description
-- Examples:
-- - signal A : STD LOGIC VECTOR(log2(data_size)-1 downto 0);
______
function log2 (x: natural) return natural is
       variable temp : natural := x ;
       variable n : natural := 0 ;
   begin
       while temp > 1 loop
          temp := temp / 2;
          n := n + 1 ;
       end loop ;
      if (x > 2**n) then
      n := n + 1;
      end if;
      return n ;
end function log2;
-- SIZE FUNCTION
-- returns the size of a vector that can encode a (non-zero) integer
-- (1->1; 2->2; 3->2; 4->3; 5->3 ...)
-- This function is NOT SYNTHESIZABLE
-- should be used for indices, not circuit description
-- Examples:
-- - signal A : STD LOGIC VECTOR(size(n)-1 downto 0);
```

```
function size ( x : natural ) return natural is
    variable temp : natural := x ;
    variable n : natural := 0 ;

begin
    while temp >= 1 loop
        temp := temp / 2 ;
        n := n + 1 ;
    end loop ;
    return n ;
end function size;
end DigEng;
```

#### **EASYPRINT.VHD**

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
USE ieee.numeric std.ALL;
package easyprint is
function s tostr(val : std logic vector) return string;
function u tostr(val : std logic vector) return string;
function to bstring(sl : std logic) return string;
function to bstring(slv : std logic vector) return string;
end easyprint;
package body easyprint is
   -- From http://stackoverflow.com/a/24336034 By Morten Zilmer
   -- Allows printing a std_logic_vector as a string that represents it's binary form.
   function to bstring(sl : std logic) return string is
      variable sl str v : string(1 to 3); -- std logic image with quotes around
   begin
       sl str v := std logic'image(sl);
       return "" & sl str v(2); -- "" & character to get string
   end function:
   function to bstring(slv : std logic vector) return string is
             slv norm : std logic vector(1 to slv'length) is slv;
      variable sl str v : string(1 to 1); -- String of std logic
      variable res v
                     : string(1 to slv'length);
   begin
       for idx in slv norm'range loop
          sl str v := to bstring(slv norm(idx));
          res v(idx) := sl str v(1);
      end loop;
      return res v;
   end function;
    -- converts an std logic vector to a string that represents it's signed value
   function s tostr(val : std logic vector) return string is
   begin
      return integer'image( to integer(signed(val)) );
   end function;
   -- converts an std logic vector to a string that represents it's unsigned value
   function u tostr(val : std logic vector) return string is
   begin
       return integer'image( to integer(unsigned(val)) );
   end function;
```

#### PROCESSORTB.VHD

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE work.easyprint.ALL;
ENTITY ProcessorTB IS
END ProcessorTB;
ARCHITECTURE behavior OF ProcessorTB IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT Processor
    PORT (
         clk : IN std logic;
         en : IN std logic;
         rst : IN std logic;
         start : IN std logic;
         data out : OUT std logic vector (15 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal clk : std logic := '0';
   signal en : std_logic := '0';
   signal rst : std logic := '0';
   signal start : std_logic := '0';
    --Outputs
   signal data out : std logic vector(15 downto 0);
   -- Clock period definitions
   constant clk period : time := 10 ns;
BEGIN
  -- Instantiate the Unit Under Test (UUT)
  uut: Processor PORT MAP (
     clk => clk,
      en => en,
      rst => rst,
      start => start,
      data out => data out
  -- Clock process definitions
  clk process :process
  begin
   clk <= '0';
   wait for clk period/2;
    clk <= '1';
    wait for clk period/2;
  end process;
```

```
-- Stimulus process
  stim proc: process
 begin
    -- hold reset state for 100 ns.
   wait for 100 ns;
   -- do an inital reset
   rst <= '1';
   wait until rising_edge(clk);
   rst <= '0';
   en <= '1';
    -- wait a while whilst the cpu is in a loop before
    -- taking start high
   wait for 50*clk period;
   start <= '1';
   wait until rising_edge(clk);
   wait for 15*clk_period;
    start <= '0';
   wait;
  end process;
END;
```

#### **OUTPUTREGTB.VHD**

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE work.easyprint.ALL;
ENTITY OutputRegTB IS
END OutputRegTB;
ARCHITECTURE behavior OF OutputRegTB IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT OutputReg
    PORT (
         clk: IN std logic;
         data in : IN std logic vector(15 downto 0);
         WE : IN std logic;
         data out : OUT std logic vector (15 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal clk : std logic := '0';
   signal data_in : std_logic vector(15 downto 0) := (others => '0');
   signal WE : std logic := '0';
   signal data out : std logic vector(15 downto 0) := (others => '0');
   -- Clock period definitions
   constant clk period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: OutputReg PORT MAP (
         clk => clk,
         data in => data_in,
         WE => WE,
          data out => data out
        );
   -- Clock process definitions
   clk process :process
  begin
        clk <= '0';
        wait for clk period/2;
       clk <= '1';
        wait for clk period/2;
   end process;
   -- Stimulus process
   stim proc: process
  begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
```

```
wait for clk_period*10;
     -- insert stimulus here
     WE <= '1';
     data_in <= "1100110011001100";
     wait for clk period;
     assert std_match(data_out, "1100110011001100")
     report lf &
      "DATA IN/DATA OUT BROKED"
     severity error;
     WE <= '0';
     data in <= "00111000001111111";
     wait for clk_period;
      assert std match(data out, "1100110011001100")
     report 1f &
      "WE BROKED"
     severity error;
     wait;
   end process;
END;
```

#### DUALPORTMEMORYTB.VHD

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE work.easyprint.ALL;
ENTITY DualPortMemoryTB IS
END DualPortMemoryTB;
ARCHITECTURE behavior OF DualPortMemoryTB IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT DualPortMemory
    PORT (
         clk: IN std logic;
         I addr : IN std logic vector(6 downto 0);
         D addr : IN std logic vector (6 downto 0);
         D in : IN std logic vector (31 downto 0);
         WE : IN std logic;
         D out : OUT std logic vector(31 downto 0);
         I out : OUT std logic vector (31 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal clk : std logic := '0';
   signal I addr : std logic vector(6 downto 0) := (others => '0');
   signal D addr : std logic vector(6 downto 0) := (others => '0');
   signal D in : std logic vector(31 downto 0) := (others => '0');
   signal WE : std logic := '0';
    --Outputs
   signal D out : std logic vector(31 downto 0);
   signal I_out : std_logic_vector(31 downto 0);
   -- Clock period definitions
   constant clk period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: DualPortMemory PORT MAP (
          clk => clk,
          I addr => I addr,
          D addr => D addr,
          D in \Rightarrow D in,
          \overline{WE} => WE,
          D out => D out,
          I out => I out
        );
   -- Clock process definitions
   clk process :process
  begin
        clk <= '0';
```

```
wait for clk period/2;
        clk <= '1';
        wait for clk period/2;
   end process;
   -- Stimulus process
   stim_proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
      wait for clk period*10;
      -- insert stimulus here
      I addr <= "0000100";</pre>
      wait for clk period;
      assert std_match(I_out, X"00000100")
      report lf &"BROKED"
      severity error;
      wait for clk_period;
      D addr <= "0000010";</pre>
      WE <= '1';
      D in <= "00011000110011001100110101011110";</pre>
      wait for clk period;
      assert std_match(D out, "000110001100110011001101011110")
      report lf & "BROKED"
      severity error;
      wait;
   end process;
END;
```

#### MMUTB.VHD

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE work.easyprint.ALL;
ENTITY MMU TB IS
END MMU TB;
ARCHITECTURE behavior OF MMU TB IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT MMU
    PORT (
         clk: IN std logic;
         I addr : IN std logic vector(7 downto 0);
         OEn : IN std logic;
         D in : IN std logic vector(15 downto 0);
         D_out : OUT std_logic_vector(15 downto 0);
         D addr : IN std logic vector(15 downto 0);
         start : IN std logic;
         oWE : OUT std logic;
         oD out : OUT std logic vector(15 downto 0);
         mWE : OUT std logic;
         mD addr : OUT     std logic vector(6 downto 0);
         mD in : IN std logic vector(31 downto 0);
         mD out : OUT std logic vector(31 downto 0);
         mI addr : OUT std logic vector (6 downto 0)
   END COMPONENT:
   --Inputs
   signal clk : std logic := '0';
   signal I addr : std logic vector(7 downto 0) := (others => '0');
   signal OEn : std logic := '0';
   signal D in : std logic vector(15 downto 0) := (others => '0');
   signal D addr : std logic vector(15 downto 0) := (others => '0');
   signal start : std logic := '0';
   signal mD in : std logic vector(31 downto 0) := (others => '0');
    --Outputs
   signal D out : std logic vector(15 downto 0);
   signal oWE : std logic;
   signal oD out : std logic vector(15 downto 0);
   signal mWE : std logic;
   signal mD addr : std logic vector(6 downto 0);
   signal mD out : std logic vector(31 downto 0);
   signal mI addr : std logic vector(6 downto 0);
   -- Clock period definitions
   constant clk period : time := 10 ns;
    -- Test Data
    type TEST RECORD is record
        --Inputs
```

```
I addr : std logic vector(7 downto 0);
      OEn : std logic;
      D in : std logic vector(15 downto 0);
      D addr: std logic vector(15 downto 0);
      start : std logic;
     mD in : std logic vector(31 downto 0);
      --Outputs
      D out : std logic vector(15 downto 0);
      oWE : std logic;
      oD out : std logic vector(15 downto 0);
     mWE : std_logic;
     mD addr : std logic vector(6 downto 0);
     mD out : std logic vector(31 downto 0);
     mI addr : std logic vector(6 downto 0);
   end record TEST RECORD;
   type TEST RECORD ARRAY is array (NATURAL range <>) of TEST RECORD;
   constant test data : TEST RECORD ARRAY := (
  -- I_addr, Oen, D_in,
                                   D addr, Start, mD in,
                                                         D out,
oWE, oD out,
   mWE, mD_addr, mD_out,
'O', "-----", 'O', "1111111", "-----"
"1010101"),
    ("11010101", '1', "-----", X"007e", '0', X"00FF00FF", "-----
----", '0', "-----", '1', "1111111", X"00FF00EE",
"1010101"),
  -- I addr, Oen, D_in,
                                   D addr, Start, mD in,
D out,
                          oWE, oD out, mWE, mD addr, mD out,
mI addr
 X"01F8", '0', "-----
 ---", "1011111"),
                                 D addr, Start, mD in,
D out, oWE, oD_out,
mI addr
    ("01110111", '0', "-----", X"01F0", '1',
---", "1110111"),
      ("01110111", '0', "-----", X"01F0", '0',
 -----", X"0000", '<mark>0</mark>', "------", '<mark>0</mark>', "-----", "-----
----", "1110111")
     );
BEGIN
  -- Instantiate the Unit Under Test (UUT)
  uut: MMU PORT MAP (
       clk => clk,
       I addr => I addr,
       OEn => OEn,
       D in \Rightarrow D in,
       D out => D out,
       D_addr => D addr,
       start => start,
       OWE => OWE,
       oD out => oD out,
```

```
mWE => mWE,
       mD addr => mD addr,
       mD in => mD in,
       mD out => mD out,
       mI addr => mI addr
     );
-- Clock process definitions
clk process :process
begin
     clk <= '0';
     wait for clk_period/2;
     clk <= '1';
     wait for clk period/2;
end process;
-- Stimulus process
stim_proc: process
begin
   -- hold reset state for 100 ns.
  wait for 100 ns;
   wait until rising edge(clk);
   for i in test data'range loop
     -- assign test inputs
     I addr <= test data(i).I addr;</pre>
     OEn <= test data(i).OEn;
     D in <= test data(i).D in;
     D_addr <= test_data(i).D_addr;</pre>
     start <= test data(i).start;</pre>
     mD in <= test data(i).mD in;</pre>
     wait until falling edge(clk);
     -- Check to see if the out put was what we were expecting
     assert std match(D out, test data(i).D out)
     report lf & " [ERR!] Test " & integer'image(i)&
     " Actual D out did not equal expected D out. "&
     " Actual [ " & to bstring(D out) & " ] " &
     " Expected [ " & to_bstring(test_data(i).D_out) & " ]" & lf
     severity error;
     assert std_match(oWE, test_data(i).oWE)
     report lf & " [ERR!] Test " & integer'image(i)&
     " Actual oWE did not equal expected oWE."&
     " Actual [ " & to bstring(oWE) & " ]" &
     " Expected [ " & to bstring(test_data(i).oWE) & " ]" & lf
     severity error;
     assert std match(mWE, test data(i).mWE)
     report lf & " [ERR!] Test " & integer'image(i)&
     " Actual mWE did not equal expected mWE."&
     " Actual [ " & to bstring(mWE) & " ]" &
     " Expected [ " & to_bstring(test_data(i).mWE) & " ]" & lf
     severity error;
     assert std match (mD addr, test data(i).mD addr)
```

```
report lf & " [ERR!] Test " & integer'image(i)&
        " Actual mD addr did not equal expected mD addr."&
        " Actual [ " & to bstring(mD addr) & " ] " &
        "Expected [ " & to bstring(test data(i).mD addr) & " ] " & lf
        severity error;
        assert std match(mD out, test data(i).mD out)
        report lf & " [ERR!] Test " & integer'image(i)&
        " Actual mD out did not equal expected mD out."&
        " Actual [ " & to_bstring(mD_out) & " ]" &
        " Expected [ " & to bstring(test_data(i).mD_out) & " ]" & lf
        severity error;
        assert std match(mI addr, test data(i).mI addr)
        report lf & " [ERR!] Test " & integer'image(i)&
        " Actual mI addr did not equal expected mI addr."&
        " Actual [ " & to bstring(mI addr) & " ] " &
        "Expected [ " & to bstring(test data(i).mI_addr) & " ]" & lf
        severity error;
        -- if there were no isses report that the test was successful
        assert not (
            std match(D out, test data(i).D out) and
            std match(oWE, test data(i).oWE) and
            std_match(oD out, test data(i).oD out) and
            std match(mWE, test data(i).mWE) and
            std match(mD addr, test data(i).mD addr) and
            std match(mD out, test data(i).mD out) and
            std_match(mI_addr, test_data(i).mI_addr)
        report lf & " [ OK ] Test " & integer'image(i) & " was successful!" & lf
        severity note;
        wait until rising_edge(clk);
        end loop;
      wait;
   end process;
END;
```

## CONTROL\_FSMTB.VHD

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE work.DigEng.ALL;
USE work.easyprint.ALL;
USE ieee.numeric std.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric std.ALL;
ENTITY ControlFSM TB IS
END ControlFSM TB;
ARCHITECTURE behavior OF ControlFSM TB IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT ControlFSM
    PORT (
        clk : IN std logic; -- clk
        rst : IN std logic; -- sync active high reset
        opcode : IN std logic vector(5 downto 0); -- opcode from instruction
        S: OUT std logic vector(3 downto 0) -- Selectors for muxes
    );
    END COMPONENT;
    --Inputs
    signal clk : std logic := '0';
    signal rst : std logic := '0';
    signal opcode : std logic vector(5 downto 0) := (others => '0');
    --Outputs
    signal S : std logic vector(3 downto 0);
    -- Clock period definitions
    constant clk period : time := 10 ns;
    -- Test Data
    type TEST RECORD is record
        opcode : std logic vector(5 downto 0);
        S : std logic vector (4 downto 1);
    end record TEST RECORD;
    type TEST RECORD ARRAY is array (NATURAL range <>) of TEST RECORD;
    constant test data : TEST RECORD ARRAY := (
        -- Register
        ("000100", "--1-"), --add rt, ra, rb
        ("000100", "----"),
        ("000100", "--00"),
        ("000100", "0---"),
        ("010000", "--1-"), -- and rt, ra, rb
        ("010000", "----"),
        ("010000", "--00"),
```

```
("010000", "0---"),
    -- Memory
    ("100111", "--1-"), -- stor
    ("100111", "----"),
    ("100111", "--01"),
    ("100111", "-0--"),
    ("100101", "--1-"), -- load
    ("100101", "----"),
    ("100101", "--01"),
    ("100101", "-0--"),
("100101", "1---")
    -- Branch
);
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: ControlFSM PORT MAP (
    clk => clk,
    rst => rst,
   opcode => opcode,
    S => S
);
-- Clock process definitions
clk process :process
   begin
    clk <= '0';
    wait for clk period/2;
    clk <= '1';
    wait for clk period/2;
end process;
-- Stimulus process
stim proc: process
   begin
    -- hold reset state for 100 ns.
    wait for 100 ns;
   rst <= '1';
    wait for 2*clk_period;
    rst <= '0';
    for i in test_data'range loop
    -- assign test inputs
    opcode <= test data(i).opcode;</pre>
    wait until falling_edge(clk);
    -- Check to see if the out put was what we were expecting
    assert std match(S, test data(i).S)
    report If & " [ERR!] Test " & integer'image(i)&
    " Actual STATE did not equal expected STATE."&
    " Actual [ " & to bstring(S) & " ] " &
    " Expected [ " & to_bstring(test_data(i).S) & " ]" & lf
    severity error;
```

```
-- if there were no isses report that the test was successful

assert not (std_match(S, test_data(i).S))

report lf & " [ OK ] Test " & integer'image(i) & " was successful!" & lf

severity note;

wait until rising_edge(clk);

end loop;

-- End of test

wait;
end process;

END;
```

## SEQUENCERTB.VHD

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE work.easyprint.ALL;
ENTITY SequencerTB IS
END SequencerTB;
ARCHITECTURE behavior OF SequencerTB IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT Sequencer
    PORT (
         clk: IN std logic;
         rst: IN std logic;
         en : IN std logic;
         FETCH : in STD LOGIC;
         PC plus : IN std logic vector (7 downto 0);
         instr : IN std logic vector(31 downto 0);
         flags : IN std logic vector(7 downto 0);
         PC : OUT std logic vector (7 downto 0);
         MIA : OUT std logic vector (7 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal clk : std logic := '0';
   signal rst : std logic := '1';
   signal en : std logic := '0';
   signal FETCH : std logic := '0';
   signal PC_plus : std_logic_vector(7 downto 0) := (others => '0');
   signal instr : std_logic_vector(31 downto 0) := (others => '0');
   signal flags : std logic vector(7 downto 0) := (others => '0');
   --Outputs
   signal PC : std_logic_vector(7 downto 0);
   signal MIA : std logic vector(7 downto 0);
   -- Clock period definitions
   constant clk period : time := 10 ns;
   -- Test Data
    type TEST RECORD is record
        instr : std logic vector(31 downto 0);
        PC plus : std logic vector(7 downto 0);
        flags : std logic vector(7 downto 0);
        PC : std logic vector(7 downto 0);
        MIA : std logic vector(7 downto 0);
    end record;
    type TEST RECORD ARRAY is array (NATURAL range <>) of TEST RECORD;
```

```
constant test data : TEST RECORD ARRAY := (
                                , Flags
    -- Instruction , PCplus
                                               , PC , MIA
        (X"01010101", "-----", "-----", X"00", X"00"),
        (X"200000A5", "----", "----", X"01", X"01"),
        (X"100C00A8", "-----", "-----", X"02", X"02"), (X"C40A00C0", X"0C" , "----1-", X"03", X"03"),
        (X"00000000", "----", "----", X"0C", X"0C")
    );
BEGIN
    -- Instantiate the Unit Under Test (UUT)
    uut: Sequencer PORT MAP (
       clk => clk,
        rst => rst,
        en => en,
        FETCH => FETCH,
        PC plus => PC plus,
        instr => instr,
        flags => flags,
        PC \Rightarrow PC
        MIA => MIA
    );
   -- Clock process definitions
   clk process :process
   begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk period/2;
   end process;
   -- Stimulus process
   stim proc: process
   begin
      wait for 100 ns;
      rst <= '1';
      en <= '1';
      wait until rising edge(clk);
        for i in test data'range loop
            rst <= '0';
            -- assign test inputs
            instr <= test data(i).instr;</pre>
            PC plus <= test data(i).PC plus;
            flags <= test data(i).flags;</pre>
            FETCH <= '1';
            wait for clk period;
            FETCH <= '0';
            wait for 5*clk period;
            -- Check to see if the out put was what we were expecting
            assert std match(PC, test data(i).PC)
            report lf & " [ERR!] Test " & integer'image(i)&
            " Actual PC did not equal expected PC."&
            " Actual [ " & to bstring(PC) & " ] " &
```

```
" Expected [ " & to_bstring(test_data(i).PC) & " ]" & lf
            severity error;
            assert std_match(MIA, test_data(i).MIA)
report lf & " [ERR!] Test " & integer'image(i)&
             " Actual MIA did not equal expected MIA."&
             " Actual [ " & to bstring(MIA) & " ]" &
            " Expected [ " & to bstring(test data(i).MIA) & " ]" & lf
            severity error;
             -- if there were no isses report that the test was successful
            assert not (std_match(PC, test_data(i).PC) and std_match(MIA,
test data(i).MIA))
            report lf & " [ OK ] Test " & integer'image(i) & " was successful!" & lf
             severity note;
        end loop;
        -- End of test
      wait;
   end process;
END;
```

#### **DECODERTB.VHD**

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
USE work.easyprint.ALL;
ENTITY Decoder TB IS
END Decoder TB;
ARCHITECTURE behavior OF Decoder TB IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT Decoder Block
    PORT (
         instr : IN std logic vector(31 downto 0);
         OPCODE : OUT std logic vector (5 downto 0);
         RA : OUT std_logic_vector(4 downto 0);
         RB : OUT std logic_vector(4 downto 0);
         WA : OUT std_logic_vector(4 downto 0);
         MA : OUT std_logic_vector(15 downto 0);
         IMM : OUT std logic_vector(15 downto 0);
         AL : OUT std logic vector (3 downto 0);
         SH : OUT std logic vector (3 downto 0);
         WEN : OUT std logic;
         OEN : OUT std logic
        );
    END COMPONENT;
   --Inputs
   signal instr : std logic vector(31 downto 0) := (others => '0');
    --Outputs
   signal OPCODE : std logic vector(5 downto 0);
   signal RA : std logic vector(4 downto 0);
   signal RB : std logic vector(4 downto 0);
   signal WA : std logic vector(4 downto 0);
   signal MA : std logic vector(15 downto 0);
   signal IMM : std logic vector(15 downto 0);
   signal AL : std_logic_vector(3 downto 0);
   signal SH : std logic vector(3 downto 0);
   signal WEN : std logic;
   signal OEN : std logic;
   -- Test Data
    type TEST RECORD is record
        --Inputs
         instr : std logic vector(31 downto 0);
         --Outputs
         OPCODE : std logic vector(5 downto 0);
         RA : std logic vector (4 downto 0);
         RB : std_logic_vector(4 downto 0);
         WA : std_logic_vector(4 downto 0);
         MA : std logic vector(15 downto 0);
         IMM : std logic vector(15 downto 0);
         AL : std logic vector(3 downto 0);
```

```
SH : std logic vector(3 downto 0);
        WEN : std logic;
        OEN : std logic;
   end record;
   type TEST RECORD ARRAY is array (NATURAL range <>) of TEST RECORD;
   constant test data : TEST RECORD ARRAY := (
-- INSTRUCTION,
                                              OPCODE,
                                                                                WA,
                                                        RA,
                                                                    RB,
                                                        WEN, OEN "10011",
MA,
                      IMM,
                                         ALU, SH,
       ("011000-----0010-----1001110011", "011000",
"10011", "----", "1100", "0010", '1', '0'),
       ("0001100011001100110101101011110", "000110", "01010", "----",
"11110", "----", "0011001100110011", "1010", "---", '1', '0'),
       ("000100----00011-----0001000010", "000100", "00010",
                                                                  "00011",
"00010", "----", "1010", "---", '1', '0'),
       ("100001000000111110000000001111", "100001", "----", "----"
X"01F0", "-----", "---", "---", '1', '0')
"01111",
  );
BEGIN
   -- Instantiate the Unit Under Test (UUT)
  uut: Decoder Block PORT MAP (
         instr => instr,
         OPCODE => OPCODE,
         RA \Rightarrow RA
         RB \Rightarrow RB
         WA => WA
         MA => MA
         IMM => IMM,
         AL => AL
         SH => SH,
         WEN => WEN,
         OEN => OEN
       );
   -- Stimulus process
  stim proc: process
  begin
     -- hold reset state for 100 ns.
     wait for 100 ns;
     for i in test data'range loop
           -- assign test inputs
           instr <= test data(i).instr;</pre>
           wait for 100 ns;
           -- Check to see if the out put was what we were expecting
           assert std match(OPCODE, test data(i).OPCODE)
           report lf & " [ERR!] Test " & integer'image(i)&
           " Actual OPCODE did not equal expected OPCODE."&
           " Actual [ " & to bstring(OPCODE) & " ]" &
           " Expected [ " & to bstring(test data(i).OPCODE) & " ] " & lf
           severity error;
           assert std match(RA, test data(i).RA)
```

```
report lf & " [ERR!] Test " & integer'image(i)&
" Actual RA did not equal expected RA."&
" Actual [ " & to bstring(RA) & " ] " &
"Expected [ " & to bstring(test data(i).RA) & " ] " & lf
severity error;
assert std match(RB, test data(i).RB)
report If & " [ERR!] Test " & integer'image(i)&
" Actual RB did not equal expected RB."&
" Actual [ " & to bstring(RB) & " ] " &
" Expected [ " & to bstring(test_data(i).RB) & " ]" & lf
severity error;
assert std match(WA, test data(i).WA)
report lf & " [ERR!] Test " & integer'image(i)&
" Actual PC did not equal expected RB."&
" Actual [ " & to bstring(WA) & " ]" &
" Expected [ " & to bstring(test_data(i).WA) & " ]" & lf
severity error;
assert std match(MA, test data(i).MA)
report lf & " [ERR!] Test " & integer'image(i)&
" Actual MA did not equal expected MA."&
" Actual [ " & to bstring(MA) & " ] " &
" Expected [ " & to bstring(test data(i).MA) & " ] " & lf
severity error;
assert std match(IMM, test data(i).IMM)
report lf & " [ERR!] Test " & integer'image(i)&
" Actual IMM did not equal expected IMM."&
" Actual [ " & to bstring(IMM) & " ]" &
"Expected [ " & to bstring(test data(i).IMM) & " ] " & lf
severity error;
assert std match(AL, test data(i).AL)
report lf & " [ERR!] Test " & integer'image(i)&
" Actual AL did not equal expected AL."&
" Actual [ " & to bstring(AL) & " ] " &
" Expected [ " & to_bstring(test_data(i).AL) & " ]" & lf
severity error;
assert std match(SH, test data(i).SH)
report lf & " [ERR!] Test " & integer'image(i)&
" Actual SH did not equal expected SH."&
" Actual [ " & to bstring(SH) & " ] " &
" Expected [ " & to bstring(test data(i).SH) & " ]" & lf
severity error;
assert std_match(WEN, test_data(i).WEN)
report lf & " [ERR!] Test " & integer'image(i)&
" Actual WEN did not equal expected WEN."&
" Actual [ " & to bstring(WEN) & " ]" &
" Expected [ " & to bstring(test data(i).WEN) & " ] " & lf
severity error;
assert std match(OEN, test data(i).OEN)
report lf & " [ERR!] Test " & integer'image(i)&
" Actual OEN did not equal expected OEN."&
" Actual [ " & to bstring(WEN) & " ]" &
" Expected [ " & to bstring(test data(i).OEN) & " ] " & lf
severity error;
```

```
-- if there were no isses report that the test was successful
            assert not (
                std match(OPCODE, test data(i).OPCODE) and
                std_match(RA, test_data(i).RA) and
                std_match(RB, test data(i).RB) and
                std match(WA, test data(i).WA) and
                std match (MA, test data(i).MA) and
                std_match(IMM, test_data(i).IMM) and
                std match(AL, test data(i).AL) and
                std_match(SH, test_data(i).SH) and
                std_match(OEN, test_data(i).OEN) and
                std_match(WEN, test data(i).WEN)
            report lf & " [ OK ] Test " & integer'image(i) & " was successful!" & lf
            severity note;
        end loop;
        -- End of test
      -- insert stimulus here
     wait;
   end process;
END;
```

#### DATAPATHCTB.VHD

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE work.DigEng.ALL;
USE work.easyprint.ALL;
USE ieee.numeric std.ALL;
ENTITY DataPath C TB IS
END DataPath C TB;
ARCHITECTURE behavior OF DataPath C TB IS
    -- Constants
    constant data size : NATURAL := 16;
    constant num registers : NATURAL := 32;
    -- Clock period definitions
    constant clk period : time := 10 ns;
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT DataPath C
        GENERIC (
            data size : natural;
            num registers : natural
        );
        PORT (
                  : IN
            clk
                            std_logic;
            rst
                   : IN
                            std logic;
            en : IN std logic;
                   : IN
                          std logic vector
                                                  (log2(num registers)-1 downto 0);
                   : IN std logic vector
            RВ
                                                 (log2 (num registers) -1 downto 0);
                          std_logic;
            W EN
                   : IN
                                               (log2(num_registers)-1 downto 0);
                          std_logic_vector
            W_A : IN
            IMM
                   : IN std_logic_vector (data_size-1 downto 0);
            M_A : IN std_logic_vector (data_size-1 downto 0);
M_in : IN std_logic_vector (data_size-1 downto 0);
PC : IN std_logic_vector (15 downto 0);
                   : IN std_logic_vector (4 downto 1);
: IN std_logic_vector (3 downto 0);
: IN std_logic_vector (log2(data_si
            S
            AL
                                                 (log2(data size)-1 downto 0);
            PC plus : OUT std logic vector
                                                (15 downto 0);
                            Flags : OUT
            M DA : OUT
                            std logic vector (data size-1 downto 0)
                   : OUT
            M out
        );
    END COMPONENT:
    --Inputs
    signal clk : std logic
                                                                           := '0':
                                                                           := '1';
    signal rst : std logic
    signal en : std logic
                                                                           := '0';
    signal R_A : std_logic_vector (log2(num_registers)-1 downto 0)
                                                                         := (others =>
'0');_
```

```
signal R B : std logic vector (log2(num registers)-1 downto 0)
                                                                         := (others =>
'0');
    signal W EN : std logic
                                                                          := '0';
    signal W A : std logic vector (log2(num registers)-1 downto 0)
                                                                         := (others =>
'0');
    signal IMM : std logic vector (data size-1 downto 0)
                                                                          := (others =>
'0');
   signal M A : std logic vector (data size-1 downto 0)
                                                                          := (others =>
'0');
    signal M in : std logic vector (data size-1 downto 0)
                                                                          := (others =>
'0');
    signal PC : std logic vector (15 downto 0)
                                                                          := (others =>
'0');
               : std logic vector (4 downto 1)
                                                                          := (others =>
   signal S
'0');
   signal AL : std logic vector (3 downto 0)
                                                                         := (others =>
'0');
    signal SH
              : std logic vector (log2(data size)-1 downto 0)
                                                                         := (others =>
'(');
    --Outputs
    signal PC plus : std logic vector (15 downto 0);
   signal Flags : std_logic_vector (7 downto 0);
signal M_DA : std_logic_vector (data_size-1 downto 0);
signal M_out : std_logic_vector (data_size-1 downto 0);
    signal OEN : std logic := '0';
    -- Test data definitions
    type TEST VECTOR is RECORD
         R A : STD LOGIC VECTOR(log2(num registers)-1 downto 0);
                : std logic vector(log2(num registers)-1 downto 0);
         W EN : std logic;
               : std logic vector(log2(num registers)-1 downto 0);
               : std logic vector(data size-1 downto 0);
                : std logic vector(data size-1 downto 0);
         M A
              : std logic vector(data size-1 downto 0);
         M in
         PC
                : std_logic_vector(15 downto 0);
               : std logic vector(4 downto 1);
               : std logic vector(3 downto 0);
         AL
               : std logic vector(log2(data size)-1 downto 0);
         PC plus: std logic vector(15 downto 0);
         flags : std logic vector(7 downto 0);
         M_DA : std_logic_vector(data_size-1 downto 0);
         M out : std logic vector(data size-1 downto 0);
         OEN : std logic;
    end RECORD;
    type TEST VECTOR ARRAY is ARRAY(NATURAL RANGE <>) of TEST VECTOR;
    -- Test Data
    constant test vectors : TEST VECTOR ARRAY := (
                            W EN, W A, IMM,
                   RB,
                                                                          MA,
M in.
                                S.
                                        AL,
                    PC,
                                                SH,
                                                             PC plus,
                                                                                  flags,
M DA,
                    M out
        -- inc R1, R0
```

```
_", "_____", "____", '0'),
   -- addi R2, R0, 0x0005
   -", "----", X"0100", "--1-", "1000", "----", "-----",
-", "-----", "-----", '0'),
   -- shl R3, R1, 3
   ("----", "----", "-----", "-----", "-----",
     -----, x"0101", "--1-", "1000", "----", "-----",
_", "----", "----", '0'),
   -- storr R2, R3
   ----", x"0102",  "--1-", "1000", "----", "-----",
-- loadi R5, 1f1f
-- loadi k5, iiii

( "----", "----", "0', "----", "1000", "---", "-----", "01010010", "----", "-----", "01010010", "----", "-----", "01010010", "----", "-----", "01010010", "-----", "------", "01010010", "-----", "------", "01010010", "-----", "0'),
```


```
("----", "----", "----", "----", X"0104",
                        'O', "----", X"1F1F",
X"CCCC",
           X"1f1f",
  -", "----", "-----", 'O'),
-- brneq R2, 010F
   );
BEGIN
   -- Instantiate the Unit Under Test (UUT)
   uut: DataPath C
   Generic Map(
      data size => data size,
      num registers => num registers
   PORT MAP (
      clk => clk,
      rst => rst,
      en => en,
      -- Inputs
      R A \Rightarrow R A
      R B \Rightarrow R B
      W EN => W EN,
      WA => WA,
      IMM => IMM,
      M A \Longrightarrow M A
      M in => M in,
      PC \Rightarrow PC
      S \Rightarrow S
      AL => AL,
      SH => SH,
      -- Outputs
      PC plus => PC plus,
      Flags => Flags,
      M DA \Longrightarrow M DA
      M out => M out
   );
  -- Clock process definitions
  clk process :process
  begin
      clk <= '0';
      wait for clk period/2;
      clk <= '1';
```

```
wait for clk period/2;
end process;
-- Stimulus process
stim proc: process
begin
     -- hold reset state for 100 ns.
     wait for 100 ns;
     -- enable the system
     rst <= '0';
     en <= '1';
     wait for 2*clk period;
     -- run the test for every set of data
     for i in test vectors'range loop
         wait until rising edge(clk);
         -- assign test inputs
         R A <= test vectors(i).R A;
         R B <= test vectors(i).R B;
         W EN <= test vectors(i).W EN;
         W A <= test vectors(i).W A;
         IMM <= test vectors(i).IMM;</pre>
         M A <= test vectors(i).M A;
         M in <= test vectors(i).M in;
         PC <= test_vectors(i).PC;</pre>
         S <= test vectors(i).S;</pre>
         AL <= test vectors(i).AL;
         SH <= test vectors(i).SH;
         OEN <= test vectors(i).OEN;
         wait until falling edge(clk);
         -- Check to see if the out put was what we were expecting
         -- Have to use std match() instead of = when comparing meta values like '-'
         assert std_match(test vectors(i).flags, flags)
         report lf & " [ERR!] Test " & integer'image(i)&
             " Actual flags did not equal expected flags."&
             " Actual [ " & to bstring(flags) & " ] " &
             " Expected [ " & to bstring(test vectors(i).flags) & " ]" & lf
         severity error;
         assert std_match(test vectors(i).M out, M out)
         report lf & " [ERR!] Test " & integer'image(i)&
             " Actual value to memory did not equal expected value to memory."&
             " Actual [ " & u tostr(M out) & " ] " &
             " Expected [ " & u tostr(test vectors(i).M out) & " ] " & lf
         severity error;
         assert std match(M DA , test vectors(i).M DA)
         report lf & " [ERR!] Test " & integer'image(i)&
             " Actual memory address did not equal expected memory address."&
             " Actual [ " & u tostr(M DA) & " ]" &
             "Expected [ " & u tostr(test vectors(i).M DA) & " ] " & lf
```

```
severity error;
            assert std match(PC plus, test vectors(i).PC plus)
            report lf & " [ERR!] Test " & integer'image(i)&
                " Actual program counter did not equal expected program counter."&
                " Actual [ " & u tostr(PC plus) & " ]" &
                " Expected [ " & u tostr(test vectors(i).PC plus) & " ]" & lf
            severity error;
            -- if there were no isses report that the test was successful
            assert not (
                std_match(flags, test_vectors(i).flags) and
                std_match(M out, test vectors(i).M out) and
                std match(M DA, test vectors(i).M DA) and
                std_match(PC plus, test vectors(i).PC plus)
            report lf & " [ OK ] Test " & integer'image(i) & " was successful!" & lf
            severity note;
        end loop;
        -- End of test
        wait:
    end process;
END;
```

# **Component Simulations**


### MMU TESTBENCH SIMULATION



## ISIM CONSOLE LOG (MMU TB)

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
WARNING: Simulation object /mmu tb/test data was not traceable in the design for the
following reason:
ISim does not yet support tracing of constant and generic multi-dimensional arrays.
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 110 ns(1): Note:
 [ OK ] Test 0 was successful!
 (/mmu tb/).
at 120 ns(1): Note:
 [ OK ] Test 1 was successful!
 (/mmu tb/).
at 130 ns(1): Note:
 [ OK ] Test 2 was successful!
 (/mmu tb/).
at 140 ns(1): Note:
 [ OK ] Test 3 was successful!
 (/mmu tb/).
at 150 ns(1): Note:
 [ OK ] Test 4 was successful!
 (/mmu tb/).
ISim>
```


## **DECODER TESTBENCH SIMULATION**



## ISIM CONSOLE LOG (DECODER TB)

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 200 ns: Note:
 [ OK ] Test 0 was successful!
 (/decoder tb/).
at 300 ns: Note:
 [ OK ] Test 1 was successful!
 (/decoder tb/).
at 400 ns: Note:
 [ OK ] Test 2 was successful!
 (/decoder tb/).
at 500 ns: Note:
 [ OK ] Test 3 was successful!
 (/decoder tb/).
ISim>
```

## CONTROL-FSM TESTBENCH SIMULATION




## ISIM CONSOLE LOG (CONTROL FSM TB)

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
WARNING: Simulation object /controlfsm tb/test data was not traceable in the design for
the following reason:
ISim does not yet support tracing of constant and generic multi-dimensional arrays.
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 120 ns(1): Note:
 [ OK ] Test 0 was successful!
 (/controlfsm tb/).
at 130 ns(1): Note:
 [ OK ] Test 1 was successful!
 (/controlfsm tb/).
at 140 ns(1): Note:
 [ OK ] Test 2 was successful!
 (/controlfsm tb/).
```

```
at 150 ns(1): Note:
 [ OK ] Test 3 was successful!
 (/controlfsm tb/).
at 160 ns(1): Note:
 [ OK ] Test 4 was successful!
 (/controlfsm tb/).
at 170 ns(1): Note:
 [ OK ] Test 5 was successful!
 (/controlfsm tb/).
at 180 ns(1): Note:
 [ OK ] Test 6 was successful!
 (/controlfsm tb/).
at 190 ns(1): Note:
 [ OK ] Test 7 was successful!
 (/controlfsm tb/).
at 200 ns(1): Note:
 [ OK ] Test 8 was successful!
 (/controlfsm tb/).
at 210 ns(1): Note:
 [ OK ] Test 9 was successful!
 (/controlfsm tb/).
at 220 ns(1): Note:
 [ OK ] Test 10 was successful!
 (/controlfsm tb/).
at 230 ns(1): Note:
 [ OK ] Test 11 was successful!
 (/controlfsm tb/).
at 240 ns(1): Note:
 [ OK ] Test 12 was successful!
 (/controlfsm tb/).
at 250 ns(1): Note:
 [ OK ] Test 13 was successful!
 (/controlfsm_tb/).
at 260 ns(1): Note:
 [ OK ] Test 14 was successful!
 (/controlfsm tb/).
at 270 ns(1): Note:
 [ OK ] Test 15 was successful!
 (/controlfsm tb/).
at 280 ns(1): Note:
 [ OK ] Test 16 was successful!
 (/controlfsm tb/).
ISim>
```

### DUAL PORT MEMORY TESTBENCH SIMULATION



## ISIM CONSOLE LOG (DUAL PORT MEMORY TB)

ISim P.28xd (signature 0xa0883be4) This is a Full version of ISim.

# run 1000 ns

Simulator is doing circuit initialization process.

Finished circuit initialization process.

at 210 ns: Note:


Works (/dualportmemorytb/).

at 230 ns: Note:

Works (/dualportmemorytb/).

ISim>

#### **OUTPUT REG TESTBENCH SIMULATION**



# ISIM CONSOLE LOG (OUTPUT REG TB)

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.


# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 210 ns: Note:
DATA IN/DATA OUT WORKS (/outputregtb/).
at 220 ns: Note:
WE Works (/outputregtb/).
ISim>
```

# **Top Level Processor Testing**

## SIMPLE BRANCH PROGRAM




## Simple 'And' Program (Processor TB)




In the simulation above you can see the output of the data bus, "oo10" is not being written into register one as we would expect. Instead, the value at Register 1 is equal to 0. The problem we are having in this test is probably the same as the one we are having in our full program simulation, as both times the registers get set to 0.

## Full Program (Processor TB)



As highlighted in the simulation above, we encountered a bug in our implementation that stopped our processor from writing anything but zeros to memory. We tried isolating this into a simple test case, which is where the two simple programs above came from. After spending a lot of time trying to fix this, we were not able to find the solution. We belive that this is caused by a timing issue with the signal 'S'. We are expecting the value of 31 (o1F) to be written to memory but instead we get zero. The value of 31 makes it all the way to the data input of the register banks. At some point we were able to get 31 written to memory but it was overridden by oooo on the next clock cycle.

# **HDL Synthesis**



```
Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\OutputReq.vhd".
    Found 16-bit register for signal <data out>.
    Summary:
       inferred 16 D-type flip-flop(s).
Unit <OutputReg> synthesized.
Synthesizing Unit < DualPortMemory>.
    Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\DualPortMemory.vhd".
    Found 128x32-bit dual-port RAM <Mram ram> for signal <ram>.
    Summary:
       inferred 1 \text{ RAM}(s).
Unit <DualPortMemory> synthesized.
Synthesizing Unit <MMU>.
    Related source file is "E:\University\_Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\MMU.vhd".
WARNING: Xst: 647 - Input <I addr<7:7>> is never used. This port will be preserved and
left unconnected if it belongs to a top-level block or it belongs to a sub-block and
the hierarchy of this sub-block is preserved.
    Found 7-bit adder for signal <mD addr> created at line 70.
    Found 16-bit comparator lessequal for signal <n0000> created at line 42
    Found 16-bit comparator greater for signal <D addr[15] GND 7 o LessThan 2 o>
created at line 42
    Summary:
       inferred 1 Adder/Subtractor(s).
       inferred 2 Comparator(s).
       inferred 3 Multiplexer(s).
Unit <MMU> synthesized.
Synthesizing Unit <DataPath C>.
    Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\DataPath C.vhd".
        data size = 16
       num registers = 32
    Summary:
       inferred 4 Multiplexer(s).
Unit <DataPath C> synthesized.
Synthesizing Unit <Reg>.
    Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\Reg.vhd".
       data size = 16
    Found 16-bit register for signal <data out>.
    Summary:
       inferred 16 D-type flip-flop(s).
Unit <Reg> synthesized.
Synthesizing Unit <ALU param>.
    Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\ALU param.vhd".
       N = 16
    Found 16-bit adder for signal <A_itrn[15]_B_itrn[15]_add_27_OUT> created at line
    Found 16-bit adder for signal <A itrn[15] GND 11 o_add_31_OUT> created at line
1253.
```

```
Found 16-bit subtractor for signal <A itrn[15] B itrn[15] sub 26 OUT<15:0>>
created at line 70.
    Found 16-bit subtractor for signal <A itrn[15] GND 11 o sub 30 OUT<15:0>> created
at line 1320.
    Found 16-bit shifter rotate right for signal
<A itrn[15] X itrn[30] rotate right 17 OUT> created at line 3021
    Found 16-bit shifter rotate left for signal
<A itrn[15] X itrn[30] rotate left 19 OUT> created at line 3012
    Found 16-bit shifter arithmetic right for signal
<A itrn[15] X itrn[30] shift right 21 OUT> created at line 2982
    Found 16-bit shifter logical left for signal
<A itrn[15] X itrn[30] shift left 23 OUT> created at line 2973
    Found 16-bit 13-to-1 multiplexer for signal <0 itrn> created at line 42.
    Found 16-bit comparator greater for signal <flags<3>> created at line 99
    Found 16-bit comparator greater for signal <flags<4>> created at line 100
    Summary:
       inferred 1 Adder/Subtractor(s).
       inferred 2 Comparator(s).
       inferred 16 Multiplexer(s).
       inferred 4 Combinational logic shifter(s).
Unit <ALU param> synthesized.
Synthesizing Unit <regbank>.
    Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\otherRegBank.vhd".
    Found 16-bit register for signal <REG02>.
    Found 16-bit register for signal <REG03>.
    Found 16-bit register for signal <REG04>.
    Found 16-bit register for signal <REG05>.
    Found 16-bit register for signal <REG06>.
    Found 16-bit register for signal <REG07>.
    Found 16-bit register for signal <REG08>.
    Found 16-bit register for signal <REG09>.
    Found 16-bit register for signal <REG10>.
    Found 16-bit register for signal <REG11>.
    Found 16-bit register for signal <REG12>.
    Found 16-bit register for signal <REG13>.
    Found 16-bit register for signal <REG14>.
    Found 16-bit register for signal <REG15>.
    Found 16-bit register for signal <REG16>.
    Found 16-bit register for signal <REG17>.
    Found 16-bit register for signal <REG18>.
    Found 16-bit register for signal <REG19>.
    Found 16-bit register for signal <REG20>.
    Found 16-bit register for signal <REG21>.
    Found 16-bit register for signal <REG22>.
    Found 16-bit register for signal <REG23>.
    Found 16-bit register for signal <REG24>.
    Found 16-bit register for signal <REG25>.
    Found 16-bit register for signal <REG26>.
    Found 16-bit register for signal <REG27>.
    Found 16-bit register for signal <REG28>.
    Found 16-bit register for signal <REG29>.
    Found 16-bit register for signal <REG30>.
    Found 16-bit register for signal <REG31>.
    Found 16-bit register for signal <REG01>.
    Found 16-bit 32-to-1 multiplexer for signal <A> created at line 30.
    Found 16-bit 32-to-1 multiplexer for signal <B> created at line 31.
```

```
inferred 496 D-type flip-flop(s).
       inferred 2 Multiplexer(s).
Unit <regbank> synthesized.
Synthesizing Unit <ControlUnit>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\ControlUnit.vhd".
   Summary:
      no macro.
Unit <ControlUnit> synthesized.
Synthesizing Unit <ControlFSM>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\ControlFSM.vhd".
   Found 4-bit register for signal <curr state>.
   Found finite state machine <FSM 0> for signal <curr state>.
   | Outputs
   Summary:
      inferred 4 Multiplexer(s).
      inferred 1 Finite State Machine(s).
Unit <ControlFSM> synthesized.
Synthesizing Unit <Sequencer>.
   Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Project\Project\Sequencer.vhd".
WARNING: Xst: 647 - Input <STAGE<7:1>> is never used. This port will be preserved and
left unconnected if it belongs to a top-level block or it belongs to a sub-block and
the hierarchy of this sub-block is preserved.
WARNING: Xst: 647 - Input <instr<25:0>> is never used. This port will be preserved and
left unconnected if it belongs to a top-level block or it belongs to a sub-block and
the hierarchy of this sub-block is preserved.
WARNING: Xst: 647 - Input <flags<7:7>> is never used. This port will be preserved and
left unconnected if it belongs to a top-level block or it belongs to a sub-block and
the hierarchy of this sub-block is preserved.
   Found 8-bit register for signal <PC next>.
   Found 1-bit register for signal <cond met i>.
   Found 8-bit register for signal <PC internal>.
   Found 8-bit adder for signal <PC internal[7] GND 46 o add 13 OUT> created at line
1241.
   Summary:
      inferred 1 Adder/Subtractor(s).
       inferred 17 D-type flip-flop(s).
      inferred 7 Multiplexer(s).
Unit <Sequencer> synthesized.
```

Summary:

Synthesizing Unit <Decoder Block>.

Related source file is "E:\University\ Second Year\Computer

Architectures\assesment\MyMicroProccessor\Project\Project\Decoder.vhd".

WARNING:Xst:647 - Input <STAGE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.

WARNING:Xst:647 - Input <STAGE<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.

WARNING:Xst:647 - Input <STAGE<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.

#### Summary:

inferred 17 Multiplexer(s).

Unit <Decoder Block> synthesized.

\_\_\_\_\_\_

#### HDL Synthesis Report

M---- 0+-+---

Macro Statistics	
# RAMs	: 1
128x32-bit dual-port RAM	: 1
# Adders/Subtractors	<b>:</b> 3
16-bit addsub	: 1
7-bit adder	: 1
8-bit adder	: 1
# Registers	: 39
1-bit register	: 1
16-bit register	<b>:</b> 36
8-bit register	: 2
# Comparators	: 4
16-bit comparator greater	<b>:</b> 3
16-bit comparator lessequal	: 1
# Multiplexers	<b>:</b> 53
1-bit 2-to-1 multiplexer	: 17
16-bit 2-to-1 multiplexer	: 18
16-bit 32-to-1 multiplexer	<b>:</b> 2
32-bit 2-to-1 multiplexer	: 1
4-bit 2-to-1 multiplexer	: 13
5-bit 2-to-1 multiplexer	: 1
8-bit 2-to-1 multiplexer	: 1
# Logic shifters	: 4
16-bit shifter arithmetic right	: 1
16-bit shifter logical left	: 1
16-bit shifter rotate left	: 1
16-bit shifter rotate right	: 1
# FSMs	: 1
# Xors	: 1
16-bit xor2	: 1

\_\_\_\_\_\_

# Synthesis Warnings

WARNING:HDLCompiler:634 - "E:\University\\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Project\Project\Proccessor.vhd" Line 62: Net <PC 16[15] > does not have a driver. WARNING: Xst: 2935 - Signal 'PC 16<15:8>', unconnected in block 'Processor', is tied to its initial value (0000000). WARNING: Xst: 647 - Input <I addr<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. WARNING: Xst: 647 - Input <STAGE<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. WARNING: Xst: 647 - Input <instr<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. WARNING: Xst: 647 - Input <flags<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. WARNING: Xst: 647 - Input <STAGE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. WARNING: Xst: 647 - Input <STAGE<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and

WARNING:Xst:647 - Input <STAGE<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.

## **UCF** File

# PlanAhead Generated physical constraints

the hierarchy of this sub-block is preserved.

```
NET "data_out[15]" LOC = N12;
NET "data_out[14]" LOC = P16;
NET "data_out[13]" LOC = D4;
NET "data_out[12]" LOC = M13;
NET "data_out[11]" LOC = L14;
NET "data_out[10]" LOC = N14;
NET "data_out[9]" LOC = M14;
NET "data_out[8]" LOC = U18;
NET "clk" LOC = L15;
NET "clk" LOC = T15;
NET "rst" LOC = P3;
NET "start" LOC = F6;
```