

DEPARTMENT OF ELECTRONICS ELE00009I : COMPUTER ARCHITECTURES

Homework One

Abstract

Homework One for the Second Year ELE00009I Computer Architectures Module.

Y3839090

March 8, 2017

Contents

1	Que	estion 1
	1.1	Extra Instructions
	1.2	Conversions
		1.2.1 Assembly
		1.2.2 Machine code - Binary
		1.2.3 Machine code - Hex
	1.3	Control Signals
2	Que	estion 2
3	Que	estion 3
Li	ist o	f Figures
	1	Extra Instructions
	2	Control signals
	3	Stages and control signals
	4	Instruction set encoding

1 Question 1

1.1 Extra Instructions

The current instruction set for architecture B is lacking the XOR and AND instructions necessary to implement the pseudo code. These are both logic instructions, so they will be grouped with the other logic instructions. This means there opcodes will start with "01" (the same as the other logic instructions). Both of these instruction take the three operands Rt, Ra and Rb and so will use the same instruction coding as the ADD and SUB instructions (ADD and SUB also take Rt, Ra and Rb operands).

Command	Operands	Opcode	Fields
and	Rt, Ra, Rb	01 100	xxx xxxx xBBB xxxx xAAA xxxx xTTT
xor	Rt, Ra, Rb	01 110	xxx xxxx xBBB xxxx xAAA xxxx xTTT

Figure 1: Extra Instructions

1.2 Conversions

1.2.1 Assembly

This is the given pseudo code converted to the assembly language defined for architecture B. Using the two extra instructions that were defined above.

Assembly code

```
1
        ; data addr is in R7
2
        ; word length is in R1
3
                                     ; R2 is data
       move R2, R7
4
       movi~R3\,,~0\,x0000
                                     ; R3 is parity
5
                                     ; R4 is i
6
       move R4, R1
       movi R5, 0x0001
 7
                                     ; R4 is mask
8
9
   {\tt loop\_start\_label:}
        br R4, 000, loop_end_label
10
                                         ; if i is zero exit the loop
       and R6, R2, R4
11
                                     ; bit mask data
       xor R3, R6, R3
12
                                     ; keep track of parity
       shr R2, R2, 1
13
                                     ; go to next bit
14
       dec R4, R4
        br RO, 000, loop start label ; go back to the beginning of the loop
15
16
17
   loop end label:
     storo R7, R3, 2 ; store output
18
```

1.2.2 Machine code - Binary

This is the above assembly code hand assembled into binary. "x" has been used to represent "don't care" bits.

Machine code - Binary with don't cares

```
xxxx x010 ; move R2, R7
1
   1000 1xxx
                             xxxx x111
              XXXX XXXX
                             0000 0000
2
   1000 0xxx
               0000 0000
                                         xxxx x011 ; movi R3, 0x0000
                             xxxx x001
   1000 1xxx
                                         xxxx x100 ; move R4, R1
3
               xxxx xxxx
   1000 0xxx
               0000 0000
                             0000 0001
                                         xxxx x011 ; movi R5, 0x0001
4
                                                      loop start label:
   1100 0000
               0000 0110
                                         \verb"xxxx" xxxx"; brz R4, loop\_end\_label"
6
                             xxxx x100
                                         xxxx x110 ; and R6, R2, R4
7
   0110 0xxx
                             xxxx x010
               xxxx x100
                                                      xor R3, R6, R3
   0111 0xxx
               xxxx x011
                             xxxx x110
                                         xxxx x011 ;
9
                                                      shr R2, R2,
   0100 1xxx
               xxxx 0001
                             xxxx x010
                                         xxxx x010 ;
   0001\ 1\mathrm{xxx}
                                         xxxx x100 ; dec R4, R4
10
               xxxx xxxx
                             xxxx x100
                             xxxx x000
11
   1100 0111
               1111 1011
                                         xxxx xxxx ; br RO, OOO, loop start label
                                                     ; loop_end_label:
12
13
   1011 1000
               0000 0010
                             xxxx x011 xxxx x111 ; storo R7, R3, 2
```

To be able to convert this to hex, the "don't care" bits have to changed to either 0 or 1. I decided to convert all of the "don't care" bits to 0's.

Machine code - Binary, don't cares replace with 0s

```
1000 1000
                0000 0000
                               0000 0111
                                            0000 0010 ; move R2, R7
   1000 0000
                0000 0000
                               0000 0000
                                            0000 0011 ; movi R3, 000000
2
3
   1000 1000
                0000 0000
                               0000 0001
                                            0000 0100 ; move R4, R1
4
   1000 0000
                0000 0000
                               0000 0001
                                            0000 0011 ; movi R5, 000001
                                                          loop\_start\_label:
5
   1100 \ 0000
                0000 0110
                                            0000 \ 0000 \ ; \ \mathit{brz} \ \mathit{R4}, \ \mathit{loop\_end\_label}
6
                               0000 \ 0100
                                            0000 0110 ; and R6, R2, R4
7
   0110 \ 0000
                0000 0100
                               0000 0010
                               0000 0110
                0000 0011
                                            0000 0011 ; \theta or R3, R6, R3
8
   0111 0000
9
   0100 1000
                0000 0001
                               0000 0010
                                            0000\ 0010\ ;\ shr\ R2,\ R2,\ 1
10
   0001 1000
                0000 0000
                               0000 0100
                                            0000 0100 ; dec R4, R4
11
   1100 0111
                1111 1011
                               0000 0000
                                            0000 \ 0000 \ ; \ jmp \ loop\_start\_label
                                                          loop_end label:
12
                                            0000 0111 ; storo R7, R3, 2
13
   1011 1000
                0000 0010
                               0000 \ 0011
```

1.2.3 Machine code - Hex

This is the above binary machine code shown as hexadecimal. Remember all "don't cares" have been converted to zero so that the values can be represented in hex.

Machine code - Hex, don't cares replace with 0s

```
; move R2, R7
   0x88000702
1
                 ; movi R3, 000
   0x80000003
                 ; move R4, R1
3
   0x88000104
   0x80000103
                 ; movi R5, 001
4
5
                  ; loop start label:
                 ; brz R4, loop end label
6
   0xC0060400
   0 \times 60040206
                 ; and R6, R2, R4
7
   0 \times 70030603
                  ; 0 or R3, R6, R3
8
9
   0x48010202
                  ; shr R2, R2, 1
10
   0 \times 18000404
                  ; dec R4, R4
11
   0xC7FB0000
                  ; \  \, jmp \  \, loop\_start\_label
12
                   loop\_end\_label:
   0xB8020307
                 ; storo R7, R3, 2
```

1.3 Control Signals

Here is a table of all the necessary control signals needed to run the given program on Architecture B.

Command	Opcode	RA[2:0]	RB[2:0]	WA[2:0]	IMM[15:0]	OEN	S[4:1]	AI[2:0]	SH[5:0]	WEN
move R2, R7	10001	111	000	010	ФФФФх0	0	0ФФ0	101	ФФ0000	0
movi R3, 0x0000	10000	000	ΦΦΦ	011	0x0000	0	0ФФ1	101	ФФ0000	0
move R4, R1	10001	001	000	001	0χΦΦΦΦ	0	0ФФ0	101	ФФ0000	0
movi R5, 0x0001	10000	000	ΦΦΦ	101	0x0001	0	0ФФ1	101	ФФ0000	0
br R4, 000, loop_end_label	11000	100	000	ΦΦΦ	0x0005	0	ΦΦΦ1	101	ФФ0000	0
and R6, R2, R4	01100	010	100	110	ФФФФх0	0	0ФФ0	001	ФФ0000	0
xor R3, R6, R4	01110	110	100	011	0xΦΦΦΦ	0	0ФФ0	010	ФФ0000	0
shr R2, R2, 1	01001	010	000	010	ФФФФх0	0	0ФФ0	101	100001	0
dec R4, R4	00011	100	ΦΦΦ	100	0χΦΦΦΦ	0	0ФФ0	100	ФФ0000	0
br R0, 000, loop_start_label	11000	ΦΦΦ	000	ΦΦΦ	0xFFFB	0	ΦΦΦ1	101	ФФ0000	0
storo R7, R3, 2	10111	011	ΦΦΦ	111	0x0002	1	00Ф1	101	ФФ0000	1

Figure 2: Control signals

2 Question 2

Here is a table showing all the control signals need to execute the instruction with the multi-cycle architecture C.

Command	Steps	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AL[2:0]	SH[5:0]	WEN
SHR R3, R1, 5	S1 - Fetch	ØØØ	ØØØ	ØØØ	0xøøøø	0хøøøø	0	Ø1ØØ	111	ØØØØØ	0
	S2 - Reg R	000	001	ØØØ	0xøøøø	0xøøøø	0	øøøø	ØØØ	ØØØØØ	0
	S3 - ALU	ØØØ	ØØØ	ØØØ	0xøøøø	0хøøøø	0	00ø0	011	10101	0
	S4 - Reg W	W ØØØ ØØØ 011 0xØØØØ 0xØØØØ 0 ØØØO ØØØ	ØØØØØ	1							
LOADI R5, 0xAF1F	S1 - Fetch	ØØØ	ØØØ	ØØØ	0xøøøø	0xøøøø	0	Ø1ØØ	111	ØØØØØ	0
	S4 - Mem RW	ØØØ	ØØØ	ØØØ	0xAF1F	0хøøøø	0	ØØ1Ø	ØØØ	ØØØØØ	0
	S5 - Reg W	ØØØ	ØØØ	101	0xøøøø	0xøøøø	0	ØØØ1	ØØØ	ØØØØØ	1
BRNEQ R3, 0x11A	S1 - Fetch	ØØØ	ØØØ	ØØØ	0xøøøø	0хøøøø	0	Ø1ØØ	111	ØØØØØ	0
	S2 - Reg R	011 000 ØØØ 0xØØØØ 0x011A 0 11ØØ 103	101	ØØ000	0						
	S3 - ALU	øøø	ØØØ	ØØØ	0xøøøø	0хøøøø	0	00øø	101	øø000	0

Figure 3: Stages and control signals

3 Question 3

Here is my encoding for each of the instructions in the set.

Category	Instruction	Operands	Opcode	Fields
No-operation	nop	N/A	00 00 00	$ 00 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 $
	add	rt,ra,rb	00 10 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΒΒΒ ΒΒΑΑ ΑΑΑΤ ΤΤΤΤ
	sub	rt,ra,rb	00 01 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΒΒΒ ΒΒΑΑ ΑΑΑΤ ΤΤΤΤ
	addi	rt,ra,imm	00 10 01	II IIII IIII IIII IIAA AAAT TTTT
	subi	rt,ra,imm	00 01 01	II IIII IIII IIII IIAA AAAT TTTT
	inc	rt,ra	00 10 10	00 0000 0000 0000 00AA AAAT TTTT
Arithmetic	dec	rt,ra	00 01 10	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΑΑ ΑΑΑΤ ΤΤΤΤ
	not	rt,ra	01 11 11	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΑΑ ΑΑΑΤ ΤΤΤΤ
	and	rt,ra,rb	01 01 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΒΒΒ ΒΒΑΑ ΑΑΑΤ ΤΤΤΤ
	or	rt,ra,rb	01 10 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΒΒΒ ΒΒΑΑ ΑΑΑΤ ΤΤΤΤ
	xor	rt,ra,rb	01 11 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΒΒΒ ΒΒΑΑ ΑΑΑΤ ΤΤΤΤ
	andi	rt,ra,imm	01 01 01	II IIII IIII IIII IIAA AAAT TTTT
	ori	rt,ra,imm	01 10 01	II IIII IIII IIII IIAA AAAT TTTT
	xori	rt,ra,imm	01 11 01	II IIII IIII IIII IIAA AAAT TTTT
	shl	rt,ra,n	01 00 01	ΦΦ ΝΝΝΝ ΦΦΦΦ ΦΦΦΦ ΦΦΑΑ ΑΑΑΤ ΤΤΤΤ
	shr	rt,ra,n	01 00 00	$\Phi\Phi$ NNNN $\Phi\Phi\Phi\Phi$ $\Phi\Phi\Phi\Phi$ $\Phi\Phi$ AAAA AAAT TTTT
	rol	rt,ra,n	01 00 11	$\Phi\Phi$ NNNN $\Phi\Phi\Phi\Phi$ $\Phi\Phi\Phi\Phi$ $\Phi\Phi$ AA AAAT TTTT
Logic	ror	rt,ra,n	01 00 10	$\Phi\Phi$ NNNN $\Phi\Phi\Phi\Phi$ $\Phi\Phi\Phi\Phi$ $\Phi\Phi$ AA AAAT TTTT
	move	rt,ra	10 00 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΑΑ ΑΑΑΤ ΤΤΤΤ
	loadi	rt,imm	10 01 01	II IIII IIII IIII IIOO OOOT TTTT
	loadr	rt,ra	10 01 10	00 0000 0000 0000 00AA AAAT TTTT
	loado	rt,ra,off	10 01 11	ΦΦ ΦΦΦΟ 0000 0000 ΦΦΑΑ ΑΑΑΤ ΤΤΤΤ
	stori	rt,imm	10 10 01	II IIII IIII IIII IIOO OOOT TTTT
	storr	rt,ra	10 10 10	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΑΑ ΑΑΑΤ ΤΤΤΤ
Transfer	storo	rt,ra,off	10 10 11	ΦΦ ΦΦΦΟ 0000 0000 ΦΦΑΑ ΑΑΑΤ ΤΤΤΤ
	jmp	off	11 00 00	$ \ \Phi\Phi \ \Phi\Phi\Phi\Phi \ \Theta\Theta\ThetaO \ \Theta\Theta\ThetaO \ \Phi\Phi\Phi\Phi \ \Phi\Phi\Phi\Phi \ \Phi\Phi\Phi\Phi$
control	brc	ra,cond,off	11 10 00	ΦΦ ΦΦΦΦ 0000 0000 ΦΦΑΑ ΑΑΑΦ ΦССС

Figure 4: Instruction set encoding.

In the above table; T indicates a bit of Rt , A indicates a bit of Ra , B indicates a bit of Rb, I indicates a bit of an Intermediate value, N indicates a bit of a shift amount, O indicates a bit of an offset and C indicates a bit of a condition.