

DEPARTMENT OF ELECTRONICS COMPUTER ARCHITECTURES

Homework One

Abstract

Homework one for Computer Architectures module.

Y3839090

March 8, 2017

Contents

1	Que	stion 1	1
	1.1	Extra Instructions	1
	1.2	Conversions	1
		1.2.1 Assembly	1
		1.2.2 Machine code - Binary	2
		1.2.3 Machine code - Hex	
	1.3	Control Signals	3
2	Que	stion 2	3
3	Que	stion 3	3
Li	st of	Figures	
	1	Stages and control signals	3
	2	Stages and control signals	4
	3	Instruction set encoding	4

1 Question 1

1.1 Extra Instructions

The current instruction set for architecture B is lacking the XOR and AND instructions. These are both logic instructions so they will be grouped with the other logic instructions. This means there opcodes will start with 01 (the same as the other logic instructions). Both of these instruction take the three operands Rt, Ra and Rb and so will use the same instruction coding as the ADD and SUB instructions (ADD and SUB also take Rt, Ra and Rb operands).

Table 1: The extra instructions need for Arch B to run the program

Command	$\mathbf{Operands}$	Opcode	Fields
and	Rt, Ra, Rb	01 100	xxx xxxx xBBB xxxx xAAA xxxx xTTT
xor	Rt, Ra, Rb	01 110	xxx xxxx xBBB xxxx xAAA xxxx xTTT

1.2 Conversions

1.2.1 Assembly

This is the given pseudo code converted to the assembly language defined for architecture B.

Assembly code

```
; data addr is in R7
1
2
       ; word\_length is in R1
3
       move R2, R7
                                    ; R2 is data
4
       movi R3, 0x0000
5
                                    ; R3 is parity
       move R4, R1
                                     ; R4 is i
6
       movi R5, 0x0001
7
                                     ; R4 is mask
8
9
   loop start label:
10
       br R4, 000, loop_end_label
                                       ; if i is zero exit the loop
       and R6, R2, R4
                                     ; bit mask data
11
       xor R3, R6, R3
                                     ; keep track of parity
12
       shr R2, R2, 1
13
                                     ; go to next bit
       dec R4, R4
14
       br RO, 000, loop start label; go back to the beginning of the
15
      loop
16
17
   loop end label:
     storo R7, R3, 2
                        ; store output
```

1.2.2 Machine code - Binary

This is the above assembly code hand assembled into binary. "x" has been used to represent "don't care" bits.

Machine code - Binary with don't cares

```
xxxx x111
   1000 1xxx
                                         xxxx x010; move R2, R7
1
               XXXX XXXX
   1000 0xxx
                             0000 0000
                                         xxxx x011; movi R3, 0x0000
2
               0000 0000
   1000 1xxx
                                         xxxx x100 ; move R4, R1
                             xxxx x001
3
               XXXX XXXX
   1000 0xxx
                             0000 0001
                                         xxxx x011; movi R5, 0x0001
               0000 0000
4
                                                    ; loop start label:
5
   1100 0000
               0000 0110
                                         xxxx xxxx; brz R4, loop end label
6
                             xxxx x100
7
   0110 0xxx
               xxxx x100
                             xxxx x010
                                         xxxx x110 ; and R6, R2, R4
                                                   ; xor R3, R6, R3
   0111 0xxx
               xxxx x011
8
                             xxxx x110
                                         xxxx x011
                                         xxxx x010; shr R2, R2, 1
9
   0100 1xxx
               xxxx 0001
                             xxxx x010
   0001 1xxx
                             xxxx x100
                                         xxxx x100 ; dec R4, R4
10
               XXXX XXXX
11
                             xxxx x000
   1100 0111
               1111 1011
                                         xxxx  xxxx  ; br  R0, 000,
      loop\_start\_label
                                                    ; loop end label:
12
   1011 1000
               0000 0010
13
                             xxxx x011
                                         xxxx x111 ; storo R7, R3, 2
```

To be able to convert this to hex, the "don't care" bits have to changed to either 0 or 1. I decided to convert all of the "dont care" bits to 0's.

Machine code - Binary, don't cares replace with 0s

```
1000 1000
               0000 0000
                              0000 0111
                                          0000 \ 0010 ; move R2, R7
1
               0000 0000
2
   1000 0000
                              0000 0000
                                          0000 \ 0011 \ ; movi \ R3, \ 000000
   1000 1000
               0000 0000
                              0000 0001
3
                                          0000 \ 0100 \ ; move R4, R1
   1000 0000
               0000 0000
                              0000 0001
4
                                          0000 \ 0011 \ ; movi \ R5, \ 000001
                                                       loop start label:
5
   1100 0000
               0000 0110
                              0000 0100
                                          0000
                                               0000 ; brz R4, loop end label
6
7
   0110 0000
               0000 0100
                              0000 0010
                                          0000
                                               0110; and R6, R2, R4
                                                     ; 0 or R3, R6, R3
   0111 0000
               0000 0011
                              0000 0110
                                          0000 0011
8
9
   0100 1000
               0000 0001
                              0000 0010
                                          0000
                                               0010
                                                    ; shr R2, R2, 1
   0001 1000
                                                       dec R4, R4
               0000 0000
                              0000 0100
                                          0000
                                               0100
10
   1100 0111
               1111 1011
                              0000 0000
                                          0000
                                               0000 ; jmp loop start label
11
                                                      ; loop end label:
12
                              0000 0011
13
  1011 1000
               0000 0010
                                          0000 0111; storo R7, R3, 2
```

1.2.3 Machine code - Hex

This is the above binary machine code shown as hexadecimal. Remember all "don't cares" have been converted to zero so that the values can be represented in hex.

Machine code - Hex, don't cares replace with 0s

```
1 \mid 0 \times 88000702 ; move R2, R7
```

```
0 \times 80000003
                    ; movi R3, 000
    0x88000104
3
                     ; move R4, R1
    0 \times 80000103
                     ; movi R5, 001
 4
                     ; loop\_start\_label:
5
                     ; brz R4, loop_end_label
6
    0xC0060400
                     ; and R6, R2, R4
 7
    0\,x\,6\,0\,0\,4\,0\,2\,0\,6
                     ; 0 or R3, R6, R3
    0 \times 70030603
                     ; shr R2, R2, 1
    0\,x\,4\,8\,0\,1\,0\,2\,0\,2
9
    0 \times 18000404
                     ; dec R4, R4
10
    0xC7FB0000
                     ; \quad jmp \quad loop\_start\_label
11
                     ; loop\_end\_label:
12
13 \quad 0 \times B8020307
                    ; storo R7, R3, 2
```

1.3 Control Signals

Command	Opcode	RA[2:0]	RB[2:0]	WA[2:0]	IMM[15:0]	OEN	S[4:1]	AI[2:0]	SH[5:0]	WEN
move R2, R7	10001	111	000	010	0хФФФФ	0	0ФФ0	101	ФФ0000	0
movi R3, 0x0000	10000	000	ΦΦΦ	011	0x0000	0	0ФФ1	101	ФФ0000	0
move R4, R1	10001	001	000	001	0xΦΦΦΦ	0	0ФФ0	101	ФФ0000	0
movi R5, 0x0001	10000	000	ΦΦΦ	101	0x0001	0	0ФФ1	101	ФФ0000	0
br R4, 000, loop_end_label	11000	100	000	ΦΦΦ	0x0005	0	ΦΦΦ1	101	ФФ0000	0
and R6, R2, R4	01100	010	100	110	0xΦΦΦΦ	0	0ФФ0	001	ФФ0000	0
xor R3, R6, R4	01110	110	100	011	0xΦΦΦΦ	0	0ФФ0	010	ФФ0000	0
shr R2, R2, 1	01001	010	000	010	ФФФФх0	0	0ФФ0	101	100001	0
dec R4, R4	00011	100	ΦΦΦ	100	0xΦΦΦΦ	0	0ФФ0	100	ФФ0000	0
br R0, 000, loop_start_label	11000	ΦΦΦ	000	ΦΦΦ	0xFFFB	0	ΦΦΦ1	101	ФФ0000	0
storo R7, R3, 2	10111	011	ΦΦΦ	111	0x0002	1	00Ф1	101	ФФ0000	1

Figure 1: Stages and control signals

2 Question 2

Here is a table showing all the control signals need to execute the instruction with the multi-cycle architecture C.

3 Question 3

Here is my encoding for each of the instructions in the set.

Command	Steps	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AL[2:0]	SH[5:0]	WEN
SHR R3, R1, 5	S1 - Fetch	ØØØ	ØØØ	ØØØ	0xøøøø	0хøøøø	0	Ø1ØØ	111	ØØØØØ	0
	S2 - Reg R	000	001	ØØØ	0xøøøø	0xøøøø	0	ØØØØ	ØØØ	ØØØØØ	0
	S3 - ALU	ØØØ	ØØØ	ØØØ	0xøøøø	0хøøøø	0	00ø0	011	10101	0
	S4 - Reg W	ØØØ	ØØØ	011	0xøøøø	0хøøøø	0	øøø0	ØØØ	ØØØØØ	1
LOADI R5, 0xAF1F	S1 - Fetch	ØØØ	ØØØ	ØØØ	0xøøøø	0xøøøø	0	Ø1ØØ	111	ØØØØØ	0
	S4 - Mem RW	ØØØ	ØØØ	ØØØ	0xAF1F	0xøøøø	0	ØØ1Ø	ØØØ	ØØØØØ	0
	S5 - Reg W	ØØØ	ØØØ	101	0xøøøø	0хøøøø	0	ØØØ1	ØØØ	ØØØØØ	1
BRNEQ R3, 0x11A	S1 - Fetch	ØØØ	ØØØ	ØØØ	0xøøøø	0xøøøø	0	Ø1ØØ	111	ØØØØØ	0
	S2 - Reg R	011	000	ØØØ	0xøøøø	0x011A	0	1100	101	ØØ000	0
	S3 - ALU	ØØØ	ØØØ	ØØØ	0xøøøø	0хøøøø	0	00øø	101	ØØ000	0

Figure 2: Stages and control signals

Category	Instruction	Operands	Operation	Opcode	Fields
No-operation	nop	N/A	none	00 00 00	ФФ ФФФФ ФФФФ ФФФФ ФФФФ ФФФФ
	add	rt,ra,rb	rt <= ra + rb	00 10 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΒΒΒΒ ΒΑΑΑ ΑΑΦΤ ΤΤΤΤ
	sub	rt,ra,rb	rt <= ra – rb	00 01 00	ΦΦ ΦΦΦΦ ΦΦΦΦ BBBB BAAA AAΦT TTTT
	addi	rt,ra,imm	rt <= ra + immediate value	00 10 01	II IIII IIII IIII ФААА ААФТ ТТТТ
	subi	rt,ra,imm	rt <= ra – immediate value	00 01 01	II IIII IIII IIII ФААА ААФТ ТТТТ
	inc	rt,ra	rt <= ra + 1	00 10 10	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
Arithmetic	dec	rt,ra	rt <= ra – 1	00 01 10	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	not	rt,ra	rt <= NOT ra	01 11 11	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	and	rt,ra,rb	rt <= ra AND rb	01 01 00	ΦΦ ΦΦΦΦ ΦΦΦΦ BBBB BAAA AAΦT TTTT
	or	rt,ra,rb	rt <= ra OR rb	01 10 00	ΦΦ ΦΦΦΦ ΦΦΦΦ BBBB BAAA AAΦT TTTT
	xor	rt,ra,rb	rt <= ra XOR rb	01 11 00	ΦΦ ΦΦΦΦ ΦΦΦΦ BBBB BAAA AAΦT TTTT
	andi	rt,ra,imm	m rt <= ra AND immediate value	01 01 01	II IIII IIII IIII ФААА ААФТ ТТТТ
	ori	rt,ra,imm	rt <= ra OR immediate value	01 10 01	II IIII IIII IIII ФААА ААФТ ТТТТ
	xori	rt,ra,imm	rt <= ra XOR immediate value	01 11 01	II IIII IIII IIII ФААА ААФТ ТТТТ
	shl	rt,ra,n	rt <= ra shifted left by n bits	01 00 01	ΦΦ ΝΝΝΝ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	shr	rt,ra,n	rt <= ra shifted right by n bits	01 00 00	ΦΦ ΝΝΝΝ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	rol	rt,ra,n	n rt <= ra rotated left by n bits	01 00 11	ΦΦ ΝΝΝΝ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
Logic	ror	rt,ra,n	rt <= ra rotated right by n bits	01 00 10	ΦΦ ΝΝΝΝ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	move	rt,ra	rt <= ra	10 00 00	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	loadi	rt,addr	rt <= DMEM[addr] {direct addressing}	10 01 01	AA AAAA AAAA AAAA AAAA AAOT TTTT
	loadr	rt,ra	rt <= DMEM[ra] {register indirect addressing}	10 01 10	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	loado	rt,ra,off	rt <= DMEM[ra+off] {base plus offset addressing}	10 01 11	ΦΦ ΦΦΦΟ ΟΟΟΟ ΟΟΟΟ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	stori	rt,addr	DMEM[addr] <= rb {direct addressing}	10 10 01	AA AAAA AAAA AAAA AAAA TTTT
	storr	rt,ra	DMEM[ra] <= rb {register indirect addressing}	10 10 10	ΦΦ ΦΦΦΦ ΦΦΦΦ ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
Transfer	storo	rt,ra,off	DMEM[ra+off] <= rb {base plus offset addressing}	10 10 11	ΦΦ ΦΦΦΟ 0000 0000 ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	jmp	off	Jump to IMEM[PC+off]	11 00 00	$ \ \ \Phi\Phi \ \ \Phi\Phi\Phi\Phi \ \ \ThetaOOO \ \ \Phi\Phi\Phi\Phi \ \ \Phi\Phi\Phi\Phi\Phi \ \ \Phi\Phi\Phi\Phi \ $
control	brc	ra,cond,off	f If condition is true, then jump to IMEM[PC+off], else continue Conditions: $ra = 0$; $ra \neq 0$; $ra = 1$; $ra < 0$; $ra > 0$; $ra \geq 0$; $ra \geq 0$	11 10 00	ΦΦ ΦΦΦΦ 0000 0000 ΦΑΑΑ ΑΑΦΦ ΦССС

Figure 3: Instruction set encoding