Computer Architectures Lab Report 2

DATAPATH DESIGN

Y3839090 & Y3840426 | Computer Architectures | ELE00009I

ALL DataPaths

ALUParam.vhd (From Lab 1)(Used for All DataPaths)

```
-- Uni
                                                                                 University of York
                                                        Electronic Engineering
: Computer Architectures
-- Course
-- Module
                                                         Y3839090 & Y3840426
-- Engineers
-- Create Date
                                                             13:19:20 02/17/2017
                                                        ALU_param - Behavioral
A paramateriable integer ALU.
-- Design Name
-- Description
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.DigEng.ALL;
entity ALU param is
                   Generic (
                                         N : natural := 8 -- data size in bits
                     Port (
                                         A: in STD_LOGIC_VECTOR (N-1 downto 0);
B: in STD_LOGIC_VECTOR (N-1 downto 0);
X: in STD_LOGIC_VECTOR (log2(N)-1 downto 0); -- shift/rotate amount input
                                         ctrl : in STD_LOGIC_VECTOR (3 downto 0);
0 : out STD_LOGIC_VECTOR (N-1 downto 0);
flags :out STD_LOGIC_VECTOR (7 downto 0)
                                                                                                                                              -- control signals from opcode
                                                                                                                                                -- flags
                    );
end ALU_param;
architecture Behavioral of ALU param is
                        - internal signed signal for A and B inpy=uts
                     signal A_itrn : SIGNED (N-1 downto 0);
                     signal B_itrn : SIGNED (N-1 downto 0);
                      -- internal integer for X
                     signal X itrn : integer;
                     -- internal signed signal for output
                     signal O_itrn : SIGNED (N-1 downto 0);
                     -- max positive and negitive N bit signed numbers
                     constant max_pos : SIGNED (N-1 downto 0) := to signed(( 2 ** (N-1) ) - 1, N);
constant max_neg : SIGNED (N-1 downto 0) := to_signed( -2 ** (N-1) , N);
begin
                                         A_{itrn} \leftarrow signed(A); -- converts A to signed and maps the result to <math>A_{itrn} \leftarrow signed(A)
                                         B itrn <= signed(B); -- converts A to signed and maps the result to B itrn
                                                  converts X to integer and maps the result to X_itrn
                                         X itrn <= to_integer(unsigned(X));</pre>
                                             - converts O itrn to a plain std logic vector and maps it to O
                                         0 <= std logic vector(0 itrn);</pre>
                                          -- Main ALU multiplexer for each possible command
                                         0 itrn <=
                                                              A itrn
                                                                                                                            when ctrl = "0000" else
                                                                                                                                                                                                              -- Output A
                                                                                                                                                                                                       -- Output A & B
                                                              A_itrn
A_itrn and B_itrn
A itrn or B_itrn
                                                                                                                          when ctrl = "0100" else
                                                                                                                                                                                                              -- Output A || B
                                                                                                                          when ctrl = "0101" else
                                                                                                                          when ctrl = "0110" else
                                                              A_itrn xor B_itrn
                                                                                                                                                                                                              -- Output A xor B
                                                                                                                          when ctrl = "0111" else
                                                                                                                                                                                                              -- Output not A
                                                              not A itrn
                                                              A itrn + 1
                                                                                                                          when ctrl = "1000" else
                                                                                                                                                                                                              -- Output A + 1
                                                               A_itrn - 1
                                                                                                                          when ctrl = "1001" else
                                                                                                                                                                                                              -- Output A - 1
                                                              A itrn - 1 when ctrl = "1001" else -- Output A - 1

A itrn + B itrn when ctrl = "1010" else -- Output A - B

A itrn - B itrn when ctrl = "1011" else -- Output A - B

SHIFT_LEFT (A itrn , X itrn) when ctrl = "1100" else -- Output A sla X

SHIFT_RIGHT (A itrn , X itrn) when ctrl = "1101" else -- Output A sra X

ROTATE LEFT (A itrn , X itrn) when ctrl = "1110" else -- Output A rotl X

ROTATE RIGHT (A itrn , X itrn) when ctrl = "1111" else -- Output A rotr X

(Athera = NIII) | Itrn | 
                                                                                                                                                                                                              -- Output A + B
                                                                                                                                                                                                               -- Output A - B
                                                              ROTATE_RIGHT (A_itrn , X_itrn)
(others =>'U');
```

```
-- Overflow flag
         flags(7) \le
                  -- Will overflow if you add one to the max positive value '1' when ctrl = "1000" and A_itrn = max_pos else
                  -- Will overflow if you minus one to the max negitive value
                  '1' when ctrl = "1001" and A_itrn = max_neg else
                  -- Will overflow if two neg values added give a pos result '1' when ctrl = "1010" and A_itrn(N-1) = '1' and B_itrn(N-1) = '1' and O_itrn(N-1) = '0' else
                  -- Will overflow if two pos values added give a neg result
                  '1' when ctrl = "1010" and A itrn(N-1) = '0' and B itrn(N-1) = '0' and O itrn(N-1) = '1' else
                  -- Will overflow if a pos value is subtracted from a neg value gives a pos result '1' when ctrl = "1011" and A_itrn(N-1) = '1' and B_itrn(N-1) = '0' and O_itrn(N-1) = '0' else
                  -- Will overflow if a neg value is subtracted from a pos value gives a neg result
                  '1' when ctrl = "1011" and A_itrn(N-1) = '0' and B_itrn(N-1) = '1' and O_itrn(N-1) = '1'
                  -- If none of the above are true then the result hasn't overflown
         -- Other flags
         flags(6) <= '1'
                                                                else '0'; -- grater than or equal to zero
                                    when O_itrn >= 0
         flags(5) <= '1'
                                                               else '0'; -- less than or equal to zero
                                    when 0 itrn <= 0</pre>
         flags(4) <= '1'
                                                               else '0'; -- grater than zero
                                    when 0 itrn > 0
                                    when O itrn < 0
         flags(3) <= '1'
                                                               else '0'; -- less than zero
         flags(2) <= '1'
                                                               else '0'; -- one flag
                                   when O_itrn = 1
         flags(1) <= '1'
                                                               else '0'; -- not zero flag
                                    when O_itrn /= 0
         flags(0) <= '1'
                                                              else '0'; -- zero flag
                                   when O_itrn = 0
end Behavioral:
```

EasyPrint.vhd (Used in testbenches)

A custom package that adds functions that make it easy to print std_logic_vectors in report statements. Two of these function are from stack overflow comments links to the origanl source of the functions are provided.

```
library IEEE:
use IEEE.STD LOGIC 1164.all;
USE ieee.numeric_std.ALL;
package easyprint is
function s tostr(val : std logic vector) return string;
function u_tostr(val : std_logic_vector) return string;
function to bstring(sl : std logic) return string;
function to_bstring(slv : std_logic_vector) return string;
end easyprint;
package body easyprint is
        -- From http://stackoverflow.com/a/24336034 By Morten Zilmer
        -- Allows printing a std logic vector as a string that represents it's binary form.
        function to_bstring(sl : std_logic) return string is
               variable sl_str_v : string(1 to 3); -- std_logic image with quotes around
       begin
               sl_str_v := std_logic'image(sl);
               return "" & sl_str_v(2); -- "" & character to get string
        end function;
        function to bstring(slv : std logic vector) return string is
               alias slv_norm : std_logic_vector(1 to slv'length) is slv;
               variable sl_str_v : string(1 to 1); -- String of std_logic
               variable res_v
                                : string(1 to slv'length);
       begin
               for idx in slv norm'range loop
                       sl str v := to bstring(slv norm(idx));
```

Reg.vhd (Used for all Datapaths)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- A paramateriable synchronous reset D-type registers with enable
entity Reg is
        Generic(
                data size: natural := 8 -- How many bits will the register deal with
        );
        Port (
                clk : in STD LOGIC;
                rst : in STD_LOGIC;
                                        -- synchronus reset
                en : in STD_LOGIC; -- synchronus reset
                data in : in STD LOGIC VECTOR (data size-1 downto 0); -- input
                data_out : out STD_LOGIC_VECTOR (data_size-1 downto 0) -- output
end Reg;
architecture Behavioral of Reg is
begin
        process (clk)
        begin
                -- Synchronise to the clock
                if (rising_edge(clk)) then
                        if (rst = '1') then
                                -- Reset to zero
                                data_out <= (others => '0');
                        elsif (en = \overline{1}) then
                                 -- Pass the input to the output
                                data out <= data in;
                        end if;
                end if;
        end process;
end Behavioral;
```

Architecture B

DataPathB.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.DigEng.all;
entity DataPath B is
          GENERIC (
                     data size : natural := 16;
                     num_registers : natural := 32
          Port (
                     clk : in STD_LOGIC;
                     R_A : in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Read address A
                     R_B : in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Read address B
                     W EN : in STD LOGIC;
                                                                                                       -- Register write enable
                     W_A: in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Register Write
W_A: in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Write address
IMM: in STD_LOGIC_VECTOR (data_size-1 downto 0); -- ALU control
SH: in STD_LOGIC_VECTOR (log2(data_size)-1 downto 0); -- Shift amount
M_A: in STD_LOGIC_VECTOR (data_size-1 downto 0); -- Memory address
ST__in_STD_LOGIC_VECTOR (downto 1): -- Selector control
                                                                                                      -- Itermediate value
                                                                                                     -- Shift amount
-- Memory address
                     S: in STD LOGIC VECTOR (4 downto 1);
                                                                                                      -- Selector control
                     flags: out STD_LOGIC_VECTOR(7 downto 0); -- ABO 110g0

M_B: out STD_LOGIC_VECTOR (data_size-1 downto 0); -- Memory output (write)

M_DA: out STD_LOGIC_VECTOR (data_size-1 downto 0); -- Memory address

M_in_in_stD_LOGIC_VECTOR (data_size-1 downto 0) -- Memory input (read)
                     flags : out STD_LOGIC_VECTOR(7 downto 0);
                                                                                                      -- ALU flags
end DataPath B;
architecture Behavioral of DataPath_B is
          signal reg in : STD LOGIC VECTOR (data size-1 downto 0); -- register write data
           signal A_data : STD_LOGIC_VECTOR (data_size-1 downto 0); -- Data from register at address R_A
          signal B data: STD LOGIC VECTOR (data size-1 downto 0); -- Data from register at address R B
          signal B mux : STD LOGIC VECTOR (data size-1 downto 0); -- B input to the ALU
          signal ALU_out : STD_LOGIC_VECTOR (data_size-1 downto 0); -- Output of the ALU
begin
          -- Multiplexer on the ALU's B input
          B mux <= B data when S(1) = '0' else IMM;
           -- Multiplexer for the memory address
          M_DA <= M_A when s(3) = '1' else ALU_out;
           -- Multiplexer for the register write data
          reg in \leq= ALU out when s(4) = '0' else M in;
           -- Memory write (output) connection
          M_B <= B_data;</pre>
           -- The ALU
          ALU: entity work.ALU param
          GENERIC MAP (
                    N => data_size
           PORT MAP (
                     A => A_data,
                     B => B mux,
                     X \Rightarrow SH,
                     ctrl => AL,
                     0 => ALU_out,
                     flags => flags
          );
```

```
-- The register bank
Registers: entity work.regbank
PORT MAP(

RSELA => R_A,
RSELB => R_B,
WSEL => W_A,
D => reg_in,
WEN => W_EN,
clk => clk,
A => A_data,
B => B_data,
rst => '0'

end Behavioral;
```

Test Data for DataPath B

Here is the control signals and expected outputs that we are using to test datapath B.

Test Command	W_EN	AL[3:0]	R_A[4:0]	R_B[4:0]	W_A[4:0]	IMM[15:0]	SH[3:0]	M_A[3:0]	S[4:1]	M_in[3:0]	flags[7:0]	M_B[3:0]	M_DA[3:0]	OEN
inc R1, R0	1	1000	00000	ØØØØØ	00001	0xøøøø	ØØØØ	0xøøøø	0øøø	0xøøøø	01010110	0xøøøø	0xøøøø	0
addi R2, R0, 0x0005	1	1010	00000	ØØØØØ	00010	0x0005	øøøø	0xøøøø	0øø1	0xøøøø	01010010	0xøøøø	0xøøøø	0
shl R3, R1, 3	1	1100	00001	ØØØØØ	00011	0xøøøø	0011	0xøøøø	0øøø	0xøøøø	01010010	0xøøøø	0xøøøø	0
storr R2, R3	0	0000	00011	00010	ØØØØØ	0xøøøø	ØØØØ	0xøøøø	0øøø	0xøøøø	01010010	0x0005	0x0008	1
loadi R5, 1f1f	1	ØØØØ	ØØØØØ	ØØØØØ	00101	0xøøøø	ØØØØ	0x1f1f	11øø	0xCCCC	ØØØØØØØØ	0xøøøø	0x1f1f	0

DataPathB-TB.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE work.DigEng.ALL;
USE work.easyprint.ALL;
USE ieee.numeric std.ALL;
ENTITY DataPathB TB IS
END DataPathB TB;
ARCHITECTURE behavior OF DataPathB_TB IS
         -- Constants
         constant data_size : NATURAL := 16;
         constant num_registers : NATURAL := 32;
         -- Component Declaration for the Unit Under Test (UUT)
         COMPONENT DataPath B
                  GENERIC (
                            data_size : natural;
                            num_registers : natural
                  );
                   PORT (
                            R_A : IN std_logic_vector(log2(num_registers)-1 downto 0);
                            R B : IN std logic vector (log2 (num registers) -1 downto 0);
                            W_EN : IN std_logic;
W A : IN std_logic_vector(log2(num_registers)-1 downto 0);
                            clk : IN std_logic;
                            IMM : IN std_logic_vector(data_size-1 downto 0);
                            AL: IN std_logic_vector(3 downto 0);
SH: IN std_logic_vector(log2(data_size)-1 downto 0);
M_A: IN std_logic_vector(data_size-1 downto 0);
                            S: IN std_logic_vector(4 downto 1);
                            flags : OUT std logic vector(7 downto 0);
                            M_B: OUT std_logic_vector(data_size-1 downto 0);
M_DA: OUT std_logic_vector(data_size-1 downto 0);
M_in: IN std_logic_vector(data_size-1 downto 0)
         END COMPONENT;
   --Inputs
   signal R_A : std_logic_vector
signal R_B : std_logic_vector
signal W_EN : std_logic
                                               (log2(num_registers)-1 downto 0) := (others => '0');
                                               (log2(num registers)-1 downto 0) := (others => '0');
   signal W_A : std_logic_vector
signal clk : std_logic
signal IMM : std_logic_vector
                                               (log2(num_registers)-1 downto 0) := (others => '0');
                                                                                      := (others => '0');
                                               (data_size-1 downto 0)
   (3 downto 0)
                                                                                      := (others => '0');
                                               (log2(data_size)-1 downto 0)
                                                                                     := (others => '0');
                                                                                     := (others => '0');
   signal M_A : std_logic_vector
                                               (data_size-1 downto 0)
                                                                                      := (others => '0');
   signal S
                  : std_logic_vector
                                               (4 downto 1)
   signal M in : std logic vector
                                             (data size-1 downto 0)
                                                                                      := (others => '0');
```

```
--Outputs
signal flags : std_logic_vector (7 downto 0);
signal M_B : std_logic_vector (data_size-1 downto 0);
signal M DA : std logic vector
                                 (data_size-1 downto 0);
signal OEN : std logic := '0';
-- Clock period definitions
constant clk_period : time := 10 ns;
constant wait_time : time := clk_period;
     -- Test data for self checking test bench
     type TEST_VECTOR is RECORD
              W EN : std logic;
              AL : Std_logic_vector(3 downto 0);
R_A : STD_LOGIC_VECTOR(log2(num_registers)-1 downto 0);
R_B : std_logic_vector(log2(num_registers)-1 downto 0);
              W_A : std_logic_vector(log2(num_registers)-1 downto 0);
              IMM : std_logic_vector(data_size-1 downto 0);
SH : std_logic_vector(log2(data_size)-1 downto 0);
              M_A : std_logic_vector(data_size-1 downto 0);
              S: std_logic_vector(4 downto 1);
              M_in : std_logic_vector(data_size-1 downto 0);
              flags : std_logic_vector(7 downto 0);
              M_B : std_logic_vector(data_size-1 downto 0);
              M DA : std logic vector (data size-1 downto 0);
              OEN : std_logic;
     end RECORD;
     type TEST VECTOR ARRAY is ARRAY (NATURAL RANGE <>) of TEST VECTOR;
     constant test_vectors : TEST_VECTOR_ARRAY := (
             --W \overline{EN},
                                                            RB,
                                                                              WA,
                                                                                             IMM.
                             M_A,
               SH,
                                                             s,
                                                                              M in,
                                                                                                               flags,
                                                                              OEN
               МВ,
                                             M DA,
             ( '1',
                        "1000",
                                              "00000",
                                                             "----",
                                                                              "00001",
                                                             "0---",
                                                                              "----",
                                                                                                              "01010110".
                     ----",
                                                                              '0'),
             ('<mark>1</mark>',
                                             "00000",
                                                                              "00010", X"0005",
                             "1010",
                         "----
                                                                              "----",
                                                             "0--1",
                                                                                                               "01010010",
                                                                              '0'),
                             "1100",
                                             "00001",
                                                                              "00011",
                                                             "O---",
              "0011",
                             "-----
                                                                              "----", "01010010",
                                             "----",
              "----",
                                                                              '0'),
             ('0',
                                                             "00010",
                             "0000",
                                             "00011",
                                                                              "----",
                                                             "0---",
                                                                              "----", "01010010",
              X"0005",
                                             x"0008",
                                                                              '1'),
                          "---",
X"1f1f",
                                                             "----",
                                                                              "00101",
             ('1',
              "---",
                                                                              X"CCCC",
                                                             "11--",
              "----",
                                             X"1f1f",
                                                                              '0')
```

```
BEGIN
         -- Instantiate the Unit Under Test (UUT)
   uut: DataPath_B
         Generic Map(
                   data_size => data_size,
                   num_registers => num_registers
         PORT MAP (
            R A => R A,
            R_B => R_B
            W EN => W EN,
            \overline{W}A \Rightarrow \overline{W}A
            clk \Rightarrow clk,
            IMM => IMM,
            AL => AL,
            SH => SH,
            M A => M_A,
            s => s,
            flags => flags,
            M B \Longrightarrow M B
            M_DA => M_DA
           M in => M in
    -- Clock process definitions
   clk process :process
   begin
                   clk <= '0';
                   wait for clk_period/2;
clk <= '1';</pre>
                   wait for clk period/2;
   end process:
         -- Stimulus process
         stim_proc: process
         begin
                   -- hold reset state for 100 ns.
                   wait for 100 ns;
                   -- run the test for every set of data
                   for i in test_vectors'range loop
                             -- assign test inputs
                             R_A <= test_vectors(i).R_A;
R_B <= test_vectors(i).R_B;
                             W_EN <= test_vectors(i).W_EN;
                             W_A <= test_vectors(i).W_A;
IMM <= test_vectors(i).IMM;</pre>
                             AL <= test_vectors(i).AL;
SH <= test_vectors(i).SH;
                             M A <= test vectors(i).M A;
                             S <= test_vectors(i).S;
                             M_in <= test_vectors(i).M_in;</pre>
                             OEN <= test_vectors(i).OEN;
                             wait until rising edge(clk);
                             -- Check that the actual outputs are the same as were expecting
                             -- Have to use std match when comparing meta values like '-'
                             assert std_match(flags, test_vectors(i).flags)
                             report lf & " [ERR!] Test " & integer'image(i) & lf &
                                       " Actual flags did not equal expected flags."&
" Actual [ " & to_bstring(flags) & " ] " &
                                       " Expected [ " & to_bstring(test_vectors(i).flags) & " ]"
                             severity error;
                             assert std_match(test_vectors(i).M_B, M_B)
report lf &" [ERR!] Test " & integer'image(i)& lf &
                                       " Actual value to memory did not equal expected value to memory."&
" Actual [ " & u_tostr(M_B) & " ]" &
                                       " Expected [ " & u_tostr(test_vectors(i).M_B) & " ]"
                             severity error;
```

Simulations

		90. 183 ns					150.016 ns
Name	Value		100 ns	110 ns	120 ns	130 ns	140 ns
▶ ¶ r_a[4:0]	-		0		1	3	X
	-	0	N	-		2	X
√ w_en	1					1	
> ₩_a[4:0]	5	0	λ 1	2	3	X	5
To clk	0						
▶ ■ imm[15:0]		. 0	N	X 5	X		
➡ al[3:0]		0000	1000	1010	1100	0000	X
		0000			0011	X	
▶ M_a[15:0]	7967	0	N		-		7967
	11	0000	λ 0	01	0-		11
▶ M_in[15:0]	-13108	0	>		-		-13108
▶ ■ flags[7:0]	00000010	01100001	01010110	01010010	01010010	01010010	00000010
▶ ■ m_b[15:0]	x	0		X		5	X
▶ ■ m_da[15:0]	7967	0	λ 1	5	8	8	7967
Un oen	0						1
	-13108	0	X 1	5	X 8	8	-13108
▶ ■ alu_out[15:0]	Ū	0	λ 1	5	8	8	U
							59.833 ns
		0 ns	10 ns	20 ns	30 ns	40 ns	50 ns
		X1: 150.016 ns X2:	90.183 ns ΔX: 59.833 ns	J			

This Screenshot shows the entire simulation for DataPath B. The reg_in signal is the data that will be written to the register bank.

iSim Console Output

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
WARNING: Simulation object /datapathb_tb/test_vectors was not traceable in the design for the following reason:
ISim does not yet support tracing of constant and generic multi-dimensional arrays.
Simulator is doing circuit initialization process.
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb tb/uut/ALU/: Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 10 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 10 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 10 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 10 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 10 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 10 ps, Instance /datapathb_tb/uut/ALU/: Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapathb_tb/uut/A
```

All but the first meta value warnings have been removed to improve readability.

HDL Synthesis

```
Unit <DataPath_B> synthesized.
Synthesizing Unit <ALU param>.
     Related source file is "E:\University\_Second Year\Computer Architectures\assesment\MyMicroProccessor\Lab_2\DataPaths -
RegBankAlt\ALU param.vhd".
        N = 16
     Found 16-bit adder for signal <A_itrn[15]_B_itrn[15]_add_27_OUT> created at line 69.
     Found 16-bit adder for signal <A_itrn[15]_GND_6_o_add_31_OUT> created at line 1253. Found 16-bit subtractor for signal <A_itrn[15]_B_itrn[15]_sub_26_OUT<15:0>> created at line 70. Found 16-bit subtractor for signal <A_itrn[15]_GND_6_o_sub_30_OUT<15:0>> created at line 1320.
    Found 16-bit shifter rotate right for signal <A_itrn[15] X_itrn[30] rotate_right_17_OUT> created at line 3021
Found 16-bit shifter rotate left for signal <A_itrn[15] X_itrn[30] rotate_left_19_OUT> created at line 3012
Found 16-bit shifter arithmetic right for signal <A_itrn[15] X_itrn[30]_shift_right_21_OUT> created at line 2982
Found 16-bit shifter logical left for signal <A_itrn[15] X_itrn[30]_shift_left_23_OUT> created at line 2973
Found 16-bit 13-to-1 multiplexer for signal <O_itrn> created at line 42.
     Found 16-bit comparator greater for signal <flags<3>> created at line 99
     Found 16-bit comparator greater for signal <flags<4>> created at line 100
     Summary:
           inferred 1 Adder/Subtractor(s).
                         2 Comparator(s).
           inferred 16 Multiplexer(s)
           inferred 4 Combinational logic shifter(s).
Unit <ALU param> synthesized.
Synthesizing Unit <regbank>.
     Related source file is "E:\University\ Second Year\Computer Architectures\assesment\MyMicroProccessor\Lab 2\DataPaths -
{\tt RegBankAlt \backslash otherRegBank.vhd".}
     Found 16-bit register for signal <REG02>.
     Found 16-bit register for signal <REG03>.
     Found 16-bit register for signal <REG04>.
     Found 16-bit register for signal <REG05>.
     Found 16-bit register for signal <REG06>.
     Found 16-bit register for signal <REG07>.
     Found 16-bit register for signal <REG08>.
     Found 16-bit register for signal <REG09>.
     Found 16-bit register for signal <REG10>.
     Found 16-bit register for signal <REG11>.
     Found 16-bit register for signal <REG12>.
     Found 16-bit register for signal <REG13>.
     Found 16-bit register for signal <REG14>.
     Found 16-bit register for signal <REG15>.
     Found 16-bit register for signal <REG16>.
     Found 16-bit register for signal <REG17>.
     Found 16-bit register for signal <REG18>.
     Found 16-bit register for signal <REG19>.
     Found 16-bit register for signal <REG20>.
     Found 16-bit register for signal <REG21>.
     Found 16-bit register for signal <REG22>.
     Found 16-bit register for signal <REG23>.
     Found 16-bit register for signal <REG24>.
     Found 16-bit register for signal <REG25>. Found 16-bit register for signal <REG26>.
     Found 16-bit register for signal <REG27>.
     Found 16-bit register for signal <REG28>.
     Found 16-bit register for signal <REG29>.
     Found 16-bit register for signal <REG30>. Found 16-bit register for signal <REG31>.
     Found 16-bit register for signal <REG01>.
     Found 16-bit 32-to-1 multiplexer for signal <A> created at line 30.
     Found 16-bit 32-to-1 multiplexer for signal <B> created at line 31.
     Summary:
           inferred 496 D-type flip-flop(s).
           inferred 2 Multiplexer(s).
Unit <regbank> synthesized.
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
 16-bit addsub
# Registers
 16-bit register
# Comparators
 16-bit comparator greater
# Multiplexers
 1-bit 2-to-1 multiplexer
 16-bit 2-to-1 multiplexer
 16-bit 32-to-1 multiplexer
# Logic shifters
 16-bit shifter arithmetic right
 16-bit shifter logical left
                                                                    : 1
 16-bit shifter rotate left
 16-bit shifter rotate right
                                                                    : 1
# Xors
 16-bit xor2
```

Architecture C

DataPathC.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.ALL;
entity DataPath C is
          GENERIC (
                      data_size : natural := 16;
                      num registers : natural := 32
           );
           Port (
                     clk : in STD LOGIC;
                     rst : in STD LOGIC;
                      en : in STD LOGIC;
                      -- Inputs
                      R_A: in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Read address A
R_B: in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Read address B
                      W EN : in STD LOGIC;
                                                                                                          -- Register write enable
                      W_A : in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Write address
                     IMM : in STD_LOGIC_VECTOR (data_size-1 downto 0);
M_A : in STD_LOGIC_VECTOR (data_size-1 downto 0);
M_in : in STD_LOGIC_VECTOR (data_size-1 downto 0);
                                                                                                         -- Memory address
                                                                                                         -- Memory input (read)
                      PC : in STD_LOGIC_VECTOR (15 downto 0);
                                                                                                         -- Current Program Counter
                     S: in STD_LOGIC_VECTOR (4 downto 1);
AL: in STD_LOGIC_VECTOR (3 downto 0);
SH: in STD_LOGIC_VECTOR (log2(data_size)-1 downto 0);
                                                                                                          -- Selector control
                                                                                                          -- ALU control
                                                                                                          -- Shift amount
                      -- Outputs
                      PC plus : out STD LOGIC VECTOR (15 downto 0);
                                                                                                          -- Next Program Counter
                      Flags: out STD_LOGIC_VECTOR (7 downto 0);
M_DA: out STD_LOGIC_VECTOR (data_size-1 downto 0);
                                                                                                          -- ALU flags
                                                                                                         -- Memory address
                      M out : out STD LOGIC VECTOR (data size-1 downto 0)
                                                                                                         -- Memory output (write)
end DataPath C;
architecture Behavioral of DataPath_C is
           -- Data to write to the registers
           signal reg_in : STD_LOGIC_VECTOR (data_size-1 downto 0);
           -- Outputs of the registers
           signal A_data : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal B_data : STD_LOGIC_VECTOR (data_size-1 downto 0);
           -- Output of the register on the A and B buses
signal A_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal B_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
           -- The Outputs of the two Muxes on the input to the ALU
signal A_mux : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal B_mux : STD_LOGIC_VECTOR (data_size-1 downto 0);
           -- The output of the combined ALU and shifter \,
           signal ALU_out: STD_LOGIC_VECTOR (data_size-1 downto 0);
signal ALU_reg_out: STD_LOGIC_VECTOR (data_size-1 downto 0);
           -- The output of the memory in register
           signal M_in_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
begin
           -- The two multiplexers on the input to the ALU
           A_mux <= A_reg_out when S(2) = '0' else PC;
           B_mux <= B_reg_out when S(1) = '0' else IMM;
          -- The address multiplexer for the memory M_DA <= M_A when s(3) = '1' else ALU_reg_out;
           M out <= B reg out;
           PC_plus <= ALU_reg_out;
```

```
-- The register write multiplexer
        reg_in <= ALU_reg_out when s(4) = '0' else M_in_reg_out;</pre>
        -- The register on the A bus
        A reg: entity work.Reg Generic Map (data size => data size)
        PORT MAP (
                clk => clk,
                 rst => rst,
                 en => en,
                 data_in => A_data,
                data_out => A_reg_out
        );
        -- The register on the B bus
        B_reg: entity work.Reg Generic Map (data_size => data_size)
        PORT MAP (
                clk => clk,
                 rst => rst,
                en => en,
                data_in => B data,
                 data_out => B_reg_out
        );
        -- The Register on the out put of the ALU
        ALU_reg: entity work.Reg Generic Map (data_size => data_size)
        PORT MAP (
                clk => clk,
                rst => rst,
                 en => en,
                 data_in => ALU_out,
                 data_out => ALU_reg_out
        );
        -- The register on the memory read bus
        M_in_reg: entity work.Reg Generic Map (data_size => data_size)
        PORT MAP (
                clk => clk,
                rst => rst,
                 en => en,
                 data_in => M_in,
                 data out => M in reg out
        );
        -- The ALU and shifter from Lab 1
        ALU: entity work.ALU_param GENERIC MAP( N => data_size )
        PORT MAP (
                A => A mux,
                B => B_mux,
                X \Rightarrow SH
                ctrl => AL,
                0 => ALU_out,
flags => flags
        );
        -- The register bank
        Registers: entity work.regbank
        PORT MAP (
                RSELA => R_A,
                 RSELB => R B,
                 WSEL \Rightarrow W \overline{A},
                 D => reg_in,
                WEN => W EN,
                 clk \Rightarrow c\overline{l}k,
                 A => A data,
                 B => B data,
                 rst => '0'
        );
end Behavioral;
```

Test Data for DataPath C

Here is the control signals and test data fro datapath ${\sf C}$

	R_A	R_B		W_A	IMM	M_A	M_in	[15:0		AL	SH	[15:0		M_DA	M_out	
Stage	[4:0]	[4:0]	W_EN	[4:0]	[15:0]	[15:0]	[15:0]	1	[4:1]	[3:0]	[3:0]]	[7:0]	[15:0]	[15:0]	OEN
Fetch	00000	00000	0	øøøøø	0xØØØØ	0xØØØØ	0xØØØØ	00FF	ØØ1Ø	1000	ØØØØ	ØØØØ	01010010	0xØØØØ	0xØØØØ	0
RegRd	000000	ØØØØØ	0	øøøøø	0xØØØØ	0xØØØØ	0xØØØØ	00FF	ØØØØ	øøøø	ØØØØ	0100	øøøøøø	0xØØØØ	0xØØØØ	0
ALU	00000	00000	0	øøøøø	0xØØØØ	0xØØØØ	0xØØØØ	00FF	ØØ0Ø	1000	øøøø	øøøø	01010110	0xØØØØ	0xØØØØ	0
RegWr	øøøøø	øøøøø	1	00001	0xØØØØ	0xØØØØ	0xØØØØ	00FF	0ØØØ	øøøø	øøøø	øøøø	000000	0xØØØØ	0xØØØØ	0
Fetch	ØØØØØ	øøøøø	0	øøøøø	0xØØØØ	0xØØØØ	0xØØØØ	0100	ØØ1Ø	1000	øøøø	øøøø	01010010	0xØØØØ	0xØØØØ	0
RegRd	000000	00000	0	øøøøø	0xØØØØ	0xØØØØ	0xØØØØ	0100	0000	øøøø	øøøø	0101	øøøøøø	0xØØØØ	0xØØØØ	0
ALU	øøøøø	00000	0	øøøøø	0x0005	0хØØØØ	0xØØØØ	0100	ØØ01	1010	øøøø	øøøø	01010010	0xØØØØ	0xØØØØ	0
RegWr	00000	00000	1	00010	0xØØØØ	0xØØØØ	0xØØØØ	0100	0000	0000	øøøø	øøøø	øøøøøø	0xØØØØ	0xØØØØ	0
Fetch	ØØØØØ	00000	0	ØØØØØ	0xØØØØ	0xØØØØ	0xØØØØ	0101	ØØ1Ø	1000	ØØØØ	ØØØØ	01010010	0xØØØØ	0xØØØØ	0
RegRd	00001	00000	0	øøøøø	0xØØØØ	0xØØØØ	0xØØØØ	0101	ØØØ	øøøø	øøøø	0102	000000	0xØØØØ	0xØØØØ	0
ALU	0000	00000	0	ØØØØØ	0xØØØØ	0xØØØØ	0xØØØØ	0101	ØØ0Ø	1100	0011	ØØØØ	01010010	0xØØØØ	0xØØØØ	0
RegWr	0000	00000	1	00011	0xØØØØ	0xØØØØ	0xØØØØ	0101	0000	øøøø	øøøø	ØØØØ	000000	0xØØØØ	0xØØØØ	0
Fetch	ØØØØØ	ØØØØØ	0	ØØØØØ	0xØØØØ	0xØØØØ	0xØØØØ	0102	ØØ1Ø	1000	øøøø	ØØØØ	01010010	0xØØØØ	0xØØØØ	0
RegRd	00011	00000	0	øøøøø	0xØØØØ	0xØØØØ	0xØØØØ	0102	ØØØØ	øøøø	øøøø	0103	000000	0xØØØØ	0xØØØØ	0
ALU	øøøøø	00010	0	ØØØØØ	0xØØØØ	0xØØØØ	0xØØØØ	0102	ØØ00	0000	øøøø	ØØØØ	01010010	0xØØØØ	0xØØØØ	0
Mem Acc	00000	00000	0	00000	0xØØØØ	0xØØØØ	0xØØØØ	0102	Ø0ØØ	øøøø	øøøø	øøøø	øøøøøø	0x0008	0x0005	1
Fetch	00000	00000	0	ØØØØØ	0xØØØØ	0xØØØØ	0xØØØØ	0103	ØØ1Ø	1000	ØØØØ	ØØØØ	01010010	0xØØØØ	0xØØØØ	0
Mem Acc	00000	00000	0	øøøøø	0xØØØØ	1F1F	cccc	0103	Ø1ØØ	øøøø	øøøø	0104	øøøøøø	0x1f1f	0xØØØØ	0
RegWrite	00000	00000	1	00101	0xØØØØ	0xØØØØ	0xØØØØ	0103	1000	0000	0000	0000	000000	0xØØØØ	0xØØØØ	0
Fetch	00000	00000	0	00000	0xØØØØ	0xØØØØ	0xØØØØ	0104	ØØ1Ø	1000	ØØØØ	ØØØØ	01010010	0xØØØØ	0xØØØØ	0
RegRd	00010	00000	0	ØØØØØ	0x010F	0xØØØØ	0xØØØØ	0104	ØØ11	1010	ØØØØ	0105	01010010	0xØØØØ	0xØØØØ	0
ALU	00000		0			0xØØØØ	0xØØØØ	0104	ØØ00	1010		,	10	0xØØØØ	0xØØØØ	0
	Fetch RegRd ALU RegWr Fetch RegRd ALU RegWr Fetch RegRd ALU RegWr Fetch ALU RegWr Fetch RegRd ALU RegWr Fetch RegRd ALU Mem Acc Fetch Mem Acc RegWrite Fetch RegRd	Stage	Stage [4:0] [4:0] Fetch ØØØØØ ØØØØØ RegRd 000000 ØØØØØ ALU ØØØØØ ØØØØØ RegWr ØØØØØ ØØØØØ Fetch ØØØØØ ØØØØØ RegRd 000000 ØØØØØ ALU ØØØØØ ØØØØØ Fetch ØØØØØ ØØØØØ RegWr ØØØØØ ØØØØØ ALU ØØØØØ ØØØØØ RegWr ØØØØØ ØØØØØ RegRd 00011 ØØØØØ ALU ØØØØØ ØØØØØ ALU ØØØØØ ØØØØØ Fetch ØØØØØ ØØØØØ Fetch ØØØØØ ØØØØØ Mem Acc ØØØØØ ØØØØØ Fetch ØØØØØ ØØØØØ Fetch	Stage [4:0] [4:0] W_EN Fetch ØØØØØ ØØØØØ 0 RegRd 000000 ØØØØØ 0 ALU ØØØØØ ØØØØØ 0 RegWr ØØØØØ ØØØØØ 0 RegRd 000000 ØØØØØ 0 ALU ØØØØØ ØØØØØ 0 RegWr ØØØØØ ØØØØØ 1 Fetch ØØØØØ ØØØØØ 0 ALU ØØØØØ ØØØØØ 0 RegWr ØØØØØ ØØØØØ 0 RegRd 00011 ØØØØØ 0 RegRd 00011 ØØØØØ 0 ALU ØØØØØ ØØØØØ 0 Mem Acc ØØØØØ ØØØØØ 0 Fetch ØØØØØ ØØØØØ 0 RegWrite ØØØØØ ØØØØØ 0 RegWrite ØØØØØ ØØØØØ 0 RegRd 00010 00000 0 <td>Stage [4:0] [4:0] W_EN [4:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0 ØØØØØ RegRd 000000 ØØØØØ 0 ØØØØØ 0 ØØØØØ ØØØØØ 0 ØØØØØ ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØØ 0 ØØØØØØØØØØØØØ 0 ØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØ</td> <td>Stage [4:0] [4:0] W_EN [4:0] [15:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØØØ 0 ØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØ</td> <td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0x</td> <td> Stage (4:0] (4:0] W_EN (4:0] (15:0</td> <td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0]] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØØ 0xØØØØØØ 0xØØØØØØ 0xØØØØØØ 0xØØØØØØ<!--</td--><td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0]] [4:1] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØØ ALU ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ ALU ØØØØØ ØØØØØ 1 00001 0xØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ RegWr ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ RegRd 000000 ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0xØØØØØ 0100 ØØØØ ALU ØØØØØ 0 ØØØØØ 0xØØØØØ 0xØØØØØ 0xØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0xØØØØØ 0xØØØØØ 0101 ØØØØØ 0101 ØØØØØØ</td><td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0] [15:0] [4:1] [3:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0xØØØØ 0xØØØØ 0xØØ</td><td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0] [15:0] [4:1] [3:0] [3:0] Fetch ØØØØØ ØØØØØ ØØØØØ ØØØØØ ØØØØØ ØØØØØ 000 ØØØØØØ 0000 000 ØØØØØ 0</td><td> Stage</td><td> Stage</td><td> Stage</td><td> Stage</td></td>	Stage [4:0] [4:0] W_EN [4:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0 ØØØØØ RegRd 000000 ØØØØØ 0 ØØØØØ 0 ØØØØØ ØØØØØ 0 ØØØØØ ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØ 0 ØØØØØØ 0 ØØØØØØØØØØØØØ 0 ØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØ	Stage [4:0] [4:0] W_EN [4:0] [15:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØ 0 ØØØØØØØØØ 0 ØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØØ	Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0x	Stage (4:0] (4:0] W_EN (4:0] (15:0	Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0]] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØØ 0xØØØØØØ 0xØØØØØØ 0xØØØØØØ 0xØØØØØØ </td <td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0]] [4:1] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØØ ALU ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ ALU ØØØØØ ØØØØØ 1 00001 0xØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ RegWr ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ RegRd 000000 ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0xØØØØØ 0100 ØØØØ ALU ØØØØØ 0 ØØØØØ 0xØØØØØ 0xØØØØØ 0xØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0xØØØØØ 0xØØØØØ 0101 ØØØØØ 0101 ØØØØØØ</td> <td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0] [15:0] [4:1] [3:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0xØØØØ 0xØØØØ 0xØØ</td> <td>Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0] [15:0] [4:1] [3:0] [3:0] Fetch ØØØØØ ØØØØØ ØØØØØ ØØØØØ ØØØØØ ØØØØØ 000 ØØØØØØ 0000 000 ØØØØØ 0</td> <td> Stage</td> <td> Stage</td> <td> Stage</td> <td> Stage</td>	Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0]] [4:1] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØØ ALU ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ ALU ØØØØØ ØØØØØ 1 00001 0xØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ RegWr ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØ 0xØØØØ 00FF ØØØØ RegRd 000000 ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0xØØØØØ 0100 ØØØØ ALU ØØØØØ 0 ØØØØØ 0xØØØØØ 0xØØØØØ 0xØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0101 ØØØØØ 0xØØØØØ 0xØØØØØ 0101 ØØØØØ 0101 ØØØØØØ	Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0] [15:0] [4:1] [3:0] Fetch ØØØØØ ØØØØØ 0 ØØØØØ 0xØØØØ 0xØØØØØ 0xØØØØ 0xØØØØ 0xØØ	Stage [4:0] [4:0] W_EN [4:0] [15:0] [15:0] [15:0] [15:0] [4:1] [3:0] [3:0] Fetch ØØØØØ ØØØØØ ØØØØØ ØØØØØ ØØØØØ ØØØØØ 000 ØØØØØØ 0000 000 ØØØØØ 0	Stage	Stage	Stage	Stage

DataPathC-TB.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE work.DigEng.ALL;
USE work.easyprint.ALL;
USE ieee.numeric std.ALL;
ENTITY DataPath C TB IS
END DataPath C TB;
ARCHITECTURE behavior OF DataPath_C_TB IS
    -- Constants
        constant data_size : NATURAL := 16;
        constant num_registers : NATURAL := 32;
        -- Clock period definitions
        constant clk_period : time := 10 ns;
        -- Component Declaration for the Unit Under Test (UUT)
        COMPONENT DataPath C
                 GENERIC (
                         data size : natural;
                         num registers : natural
                 PORT (
                                  : IN
                                           std logic;
                         rst
                                  : IN
                                           std_logic;
                         en
                                  : IN
                                           std logic;
                         R A
                                  : IN
                                           std logic vector
                                                                     (log2 (num registers) -1 downto 0);
                                           std_logic_vector
                                                                     (log2(num_registers)-1 downto 0);
                                  : IN
                         R B
                         W EN
                                : IN
                                           std_logic;
                         W A
                                  : IN
                                           std logic vector
                                                                     (log2(num registers) -1 downto 0);
                                                                    (data size-1 downto 0);
                          TMM
                                  : IN
                                           std_logic_vector
                                          std_logic_vector
std_logic_vector
                                                                    (data_size-1 downto 0);
                                  : IN
                         M A
                                                                    (data_size-1 downto 0);
                         M in
                                  : TN
                                           : IN std_logic_vector (15 downto 0);
: IN std_logic_vector (4 downto 1);
                         PC
                         S
                                           : IN
                                                 std logic vector
                         ΑL
                                                                            (3 downto 0);
                                           : IN
                         SH
                                                 std_logic_vector
                                                                             (log2(data_size)-1 downto 0);
                         PC plus : OUT
                                           std logic vector
                                                                    (15 downto 0);
                                                              (7 downto 0);
(data_size-1 downto 0);
                         Flags : OUT
                                          std_logic_vector
std_logic_vector
                                  : OUT
                         M DA
                                                                  (data_size-1 downto 0)
                         M out : OUT
                                           std_logic_vector
    END COMPONENT;
        --Inputs
                                                                                                                                 := '0';
        signal clk
                         : std logic
                                                                                                                                 := '1';
        signal rst
                         : std logic
                         : std_logic
                                                                                                                                 := '0';
        signal en
        signal R A
                       : std_logic_vector
                                                    (log2(num_registers)-1 downto 0)
                                                                                               := (others => '0');
        signal R B
                         : std_logic_vector
                                                    (log2(num_registers)-1 downto 0)
                                                                                              := (others => '0');
        signal W EN
                         : std logic
                                                                                                                                 := '0';
                     : std_logic_vector
: std_logic_vector
                                                                                              := (others => '0');
        signal W A
                                                    (log2(num_registers)-1 downto 0 )
                                                                                                       := (others => '0');
        signal IMM
                                                    (data_size-1 downto 0)
                        : std_logic_vector
                                                    (data_size-1 downto 0)
                                                                                                       := (others => '0');
        signal M A
        signal M in : std logic vector (data size-1 downto 0)
                                                                                               := (others => '0');
        signal PC : std_logic_vector (15 downto 0)
                                                                                                                := (others => '0');
                                                    (4 downto 1)
                                                                                                                := (others => '0');
        signal S
                         : std_logic_vector
        signal AL
                         : std_logic_vector
                                                    (3 downto 0)
                                                                                                                := (others => '0');
        signal AL: std_logic_vectorsignal SH: std_logic_vector
                                                   (log2(data_size)-1 downto 0)
                                                                                              := (others => '0');
        --Outputs
        signal PC_plus : std_logic_vector
                                                   (15 downto 0);
        signal Flags : std_logic_vector
signal M_DA : std_logic_vector
                                                    (7 downto 0);
                                                    (data size-1 downto 0);
                                                    (data_size-1 downto 0);
        signal M out
                        : std_logic_vector
        signal OEN : std logic := '0';
        -- Test data definitions
        type TEST VECTOR is RECORD
                        : STD_LOGIC_VECTOR(log2(num_registers)-1 downto 0);
: std_logic_vector(log2(num_registers)-1 downto 0);
                  R A
                  R_B
```

```
W_EN : std_logic;
             : std_logic_vector(log2(num_registers)-1 downto 0);
            : std_logic_vector(data_size-1 downto 0);
       TMM
       M_A : std_logic_vector(data_size-1 downto 0);
M_in : std_logic_vector(data_size-1 downto 0);
PC : std_logic_vector(15 downto 0);
S : std_logic_vector(4 downto 1);
AL : std_logic_vector(3 downto 0);
           : std_logic_vector(log2(data_size)-1 downto 0);
       PC_plus: std_logic_vector(15 downto 0);
       flags : std_logic_vector(7 downto 0);
M_DA : std_logic_vector(data_size-1 downto 0);
M_out : std_logic_vector(data_size-1 downto 0);
       OEN : std_logic;
end RECORD;
type TEST_VECTOR_ARRAY is ARRAY (NATURAL RANGE <>) of TEST_VECTOR;
-- Test Data
constant test_vectors : TEST_VECTOR_ARRAY := (
      IMM,
                                                                                    МА,
                                                                     AL,
                                                                                    SH,
      PC_plus,
                                                        M_DA,
                                  flags,
                                                                                    M_{out}
      OEN --
      -- inc R1, R0
( "----", "----", X"00FF", "01010010",
                                  "0", "----",
                                                       "--1-", "1000",
       '0'),
       ("00000", "----",
                                  X"00FF",
      X"0100",
                                   "----",
                                                        "----",
       '0'),
       ( "----", "----",
                                        "---", "1000",
                                  101,
                                   X"00FF",
       "----",
                                   "01010110",
       '0'),
                                  '1', "00001", "----", X"00FF", "0---", "----", "----",
       ( "----", "----",
                                                                                    "----",
       "----",
                                                                                    "----",
       '0'),
       -- addi R2, R0, 0x0005
       ("----", "----",
                                  "0",
                                                                                    "----",
                                                       "--1-", "1000",
                                  X"0100",
                                   "01010010",
       ("00000", "----",
                                  "0", "----",
                                                     "----", "----",
                                                                                    "----",
                                                                                    "----",
       "----",
                                   X"0100",
      X"0101",
       '0'),
      ( "----", "----",
                                  "0",
                                                     X"0005",
                                                        X"0005",
"--01", "1010",
                                                                                    "----",
                                   X"0100",
                                   "01010010",
       '0'),
       ''o' ),
( "----", "----",
                                 '1', "00010",
X"0100",
                                                     "----",
                                                                                    "----",
       '0'),
       -- shl R3, R1, 3
                                  "0", "----",
                                  X"0101",
                                                        "--1-", "1000",
       "----",
                                                                                    "----",
                                   "01010010",
       '0'),
       ("00001", "----",
                                  '0', "----", "----", X"0101", "----", "----", "----",
      X"0102",
       '0'),
```


("",		'0', "", X"0101",	"0-",	", "1100",	"0011",
'0'),	",	"01010010",	"	",	"
("",	"",	'1', "00011",	"	",	"
"		X"0101",	"O",	"",	"",
'0'),	,	"",	"	",	"
storr R2,	R3	"",	"	"	"
"		x"0102",	"1-",	"1000",	"",
"	",	"01010010",	"	",	"
'0'),					
("00011",		'0', "", X"0102",	"",	",	"",
X"0103",	,	"",	"	",	"
'0'),					
("",		"",	"		"
"		X"0102", "01010010",	"00",	"0000",	"",
'0'),	,	01010010 ,		,	·
("",	"",	"",	"	",	"
"	",	x"0102",	"-0",	"",	"",
" '1'),	",	"",	X"0008",		X"0005",
loadi R5,	1 f 1 f				
("",	"",	"",	"	",	"
"	",	X"0103",	"1-",	"1000",	"",
'0'),	",	"01010010",	"	",	"
("",	"",	"",	"	",	X"1F1F",
X"CCCC",	,	X"0103",	"-1",	"",	"",
X"0104",		"",	X"1f1f",		"
'0'),					
("",		'1', "00101", X"0103",	"1",	",	"",
"		"",	"		"
'0'),	•	,		,	
brneq R2,	010F	"0", "",	"	"	"
"	",	X"0104",	"1-",	"1000",	"",
"	",	"01010010",	"	¹¹ ,	"
'0'),					
("00010",		'O', "",	X"010f",	"1010"	""
x"0105",	- ,	X"0104", "01010010",	"11",	",	"",
'0'),		•			
	"",	'O', "", X"0104",	"", "	",	"",
("",	"	X '' () () Z ''			

```
BEGIN
          -- Instantiate the Unit Under Test (UUT)
          uut: DataPath C
          Generic Map(
                    data size => data size,
                    num_registers => num_registers
          PORT MAP (
                    clk => clk,
                    rst => rst,
                     en => en,
                     -- Inputs
                     R A \Rightarrow R A
                    R_B \Rightarrow R_B
                     W_EN \Rightarrow W_EN,
                     \overline{W}A \Rightarrow \overline{W}A
                     IMM => IMM,
                    M A \Longrightarrow M A
                    M in \Rightarrow M in,
                     \overline{PC} \Rightarrow \overline{PC}
                     S => S,
                    AL => AL
                    SH => SH,
                     -- Outputs
                    PC plus => PC plus,
                    Flags => Flags,
                    M_DA => M_DA,
                    M out => M out
          );
    -- Clock process definitions
    clk_process :process
   begin
                    clk <= '0';
                    wait for clk_period/2;
clk <= '1';</pre>
                    wait for clk period/2;
   end process;
    -- Stimulus process
    stim_proc: process
   begin
                     -- hold reset state for 100 ns.
                     wait for 100 ns;
                    -- enable the system
rst <= '0';</pre>
                     en <= '1';
                     wait for 2*clk_period;
                    -- run the test for every set of data
for i in test_vectors'range loop
                               wait until rising_edge(clk);
                               -- assign test inputs
                               R_A <= test_vectors(i).R_A;</pre>
                               R_B <= test_vectors(i).R_B;</pre>
                               W_EN <= test_vectors(i).W_EN;
W_A <= test_vectors(i).W_A;</pre>
                               IMM <= test_vectors(i).IMM;
M_A <= test_vectors(i).M_A;
M_in <= test_vectors(i).M_in;</pre>
                               PC <= test_vectors(i).PC;</pre>
                               S <= test_vectors(i).S;
                               AL <= test vectors(i).AL;
                               SH <= test_vectors(i).SH;
                               OEN <= test_vectors(i).OEN;
```


```
wait until falling edge(clk);
                             -- Check to see if the out put was what we were expecting
                             -- Have to use std_match() instead of = when comparing meta values like '-'
                             assert std_match(test_vectors(i).flags, flags)
                             report lf & " [ERR!] Test " & integer'image(i)&
                                      " Actual [ " & to_bstring(flags) & " ] " &
                                      " Expected [ " & to_bstring(test_vectors(i).flags) & " ]" & lf
                             severity error;
                             assert std_match(test_vectors(i).M_out, M_out)
                             report lf & " [ERR!] Test " & integer'image(i)&
                                      " Actual value to memory did not equal expected value to memory."&
" Actual [ " & u_tostr(M_out) & " ] " &
" Expected [ " & u_tostr(test_vectors(i).M_out) & " ] " & lf
                             severity error;
                            assert std_match(M_DA , test_vectors(i).M_DA)
report lf & " [ERR!] Test " & integer'image(i)&
                                      " Actual memory address did not equal expected memory address."&

" Actual [ " & u_tostr(M_DA) & " ] " &
                                      " Expected [ " & u_tostr(test_vectors(i).M_DA) & " ]" & lf
                             severity error;
                             assert std_match(PC_plus, test_vectors(i).PC_plus)
                             report lf & " [ERR!] Test " & integer'image(i)&
                                      " Actual program counter did not equal expected program counter."&
" Actual [ " & u_tostr(PC_plus) & " ] " &
                                      " Expected [ " & u_tostr(test_vectors(i).PC_plus) & " ]" & lf
                             severity error;
                             -- if there were no isses report that the test was successful
                             assert not (
                                      std_match(flags, test_vectors(i).flags) and
std_match(M_out, test_vectors(i).M_out) and
                                      std_match(M_DA, test_vectors(i).M_DA) and
                                      std match(PC plus, test vectors(i).PC plus)
                             report lf & " [ OK ] Test " & integer'image(i) & " was successful!" & lf
                             severity note;
                   end loop;
                   -- End of test
         end process;
END:
```


Simulations




Screenshot showing the 'inc' instruction




Screenshot showing the 'addi' instruction




Screenshot showing the 'shl' instruction



Screenshot showing the 'storr' instruction



Screenshot showing the 'loadi' instruction



Screenshot showing the 'brneq' instruction

iSim Console Output

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
WARNING: Simulation object /datapath_c_tb/test_vectors was not traceable in the design for the following reason: ISim does not yet support tracing of constant and generic multi-dimensional arrays.
Simulator is doing circuit initialization process.
at 0 ps, Instance /datapath_c_tb/uut/ALU/ : Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
at 0 ps, Instance /datapath c tb/uut/ALU/ : Warning: NUMERIC STD."<=": metavalue detected, returning FALSE
at 0 ps, Instance /datapath_c_tb/uut/ALU/: Warning: NUMERIC_STD.">": metavalue detected, returning FALSE at 0 ps, Instance /datapath_c_tb/uut/ALU/: Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
at 0 ps, Instance /datapath c tb/uut/ALU/ : Warning: NUMERIC STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapath_c_tb/uut/ALU/: Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
at 0 ps, Instance /datapath c tb/uut/ALU/: Warning: NUMERIC STD."=": metavalue detected, returning FALSE
Finished circuit initialization process.
at 130 ns(1): Note: [ OK ] Test 0 was successful! (/datapath_c_tb/).
at 140 ns(1): Note: [ OK ] Test 1 was successful! (/datapath c tb/).
at 150 ns(1): Note: [ OK ] Test 2 was successful! (/datapath c tb/).
at 160 ns(1): Note: [ OK ] Test 3 was successful! (/datapath_c_tb/).
at 170 ns(1): Note: [ OK ] Test 4 was successful! (/datapath c tb/).
at 180 ns(1): Note: [ OK ] Test 5 was successful! (/datapath c tb/).
at 190 ns(1): Note: [ OK ] Test 6 was successful! (/datapath c tb/).
at 200 ns(1): Note: [ OK ] Test 7 was successful! (/datapath_c_tb/).
at 210 ns(1): Note: [ OK ] Test 8 was successful!(/datapath_c_tb/).
at 220 ns(1): Note: [ OK ] Test 9 was successful! (/datapath_c_tb/).
at 230 ns(1): Note: [ OK ] Test 10 was successful! (/datapath c tb/).
at 240 ns(1): Note: [ OK ] Test 11 was successful! (/datapath_c_tb/). at 250 ns(1): Note: [ OK ] Test 12 was successful! (/datapath_c_tb/).
at 260 ns(1): Note: [ OK ] Test 13 was successful! (/datapath_c_tb/).
at 270 ns(1): Note: [ OK ] Test 14 was successful! (/datapath c tb/).
at 280 ns(1): Note: [ OK ] Test 15 was successful! (/datapath_c_tb/).
at 290 ns(1): Note: [ OK ] Test 16 was successful! (/datapath_c_tb/). at 300 ns(1): Note: [ OK ] Test 17 was successful! (/datapath_c_tb/).
at 310 ns(1): Note: [ OK ] Test 18 was successful! (/datapath_c_tb/).
at 320 ns(1): Note: [ OK ] Test 19 was successful! (/datapath c tb/).
at 330 ns(1): Note: [ OK ] Test 20 was successful! (/datapath c tb/).
at 340 ns(1): Note: [ OK ] Test 21 was successful! (/datapath_c_tb/).
```

All but the first meta value warnings have been removed to improve readability.

HDL Synthesis

ISim>

```
HDL Synthesis
Synthesizing Unit <DataPath C>.
          Related source file is "E:\University\ Second Year\Computer
data size = 16
                    num registers = 32
          Summarv:
                   inferred 4 Multiplexer(s).
Unit <DataPath C> synthesized.
Synthesizing Unit <Reg>.
          Related source file is "E:\University\ Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab_2\DataPaths - RegBankAlt\Reg.vhd".
                    data size = 16
          Found 16-bit register for signal <data out>.
          Summary:
                  inferred 16 D-type flip-flop(s).
Unit <Reg> synthesized.
Synthesizing Unit <ALU param>.
          Related source file is "E:\University\_Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 2\DataPaths - RegBankAlt\ALU param.vhd".
                    N = 16
          Found 16-bit adder for signal A_itrn[15]_B_itrn[15]_add_27_OUT> created at line 69. Found 16-bit adder for signal A_itrn[15]_GND_7_o_add_31_OUT> created at line 1253.
          Found 16-bit subtractor for signal A_{itrn[15]} FOND A_{itrn[15]} GND A_{itrn[15]} GND A_{itrn[15]} SND A_{itrn[15]} S
          Found 16-bit shifter rotate right for signal \langle A\_itrn[15]\_X\_itrn[30]\_rotate\_right\_17\_OUT\rangle created at line 3021 Found 16-bit shifter rotate left for signal \langle A\_itrn[15]\_X\_itrn[30]\_rotate\_left\_19\_OUT\rangle created at line 3012
           Found 16-bit shifter arithmetic right for signal <A_itrn[15]_X_itrn[30]_shift_right_21_0UT> created at line 2982
```

```
Found 16-bit shifter logical left for signal <A itrn[15] X itrn[30] shift left 23 OUT> created at line 2973
   Found 16-bit 13-to-1 multiplexer for signal <0_itrn> created at line 42.
   Found 16-bit comparator greater for signal <flags<3>> created at line 99
   Found 16-bit comparator greater for signal <flags<4>> created at line 100
   Summary:
       inferred 1 Adder/Subtractor(s).
       inferred 2 Comparator(s).
inferred 16 Multiplexer(s)
       inferred 4 Combinational logic shifter(s).
Unit <ALU param> synthesized.
Synthesizing Unit <regbank>.
   Related source file is "E:\University\_Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 2\DataPaths - RegBankAlt\otherRegBank.vhd".
   Found 16-bit register for signal <REG02>.
   Found 16-bit register for signal <REG03>.
   Found 16-bit register for signal <REG04>.
   Found 16-bit register for signal <REG05>.
   Found 16-bit register for signal <REG06>.
   Found 16-bit register for signal <REG07>.
   Found 16-bit register for signal <REG08>.
   Found 16-bit register for signal <REG09>.
   Found 16-bit register for signal <REG10>.
   Found 16-bit register for signal <REG11>.
   Found 16-bit register for signal <REG12>.
   Found 16-bit register for signal <REG13>.
   Found 16-bit register for signal <REG14>.
    Found 16-bit register for signal <REG15>.
   Found 16-bit register for signal <REG16>.
   Found 16-bit register for signal <REG17>.
   Found 16-bit register for signal <REG18>.
   Found 16-bit register for signal <REG19>.
   Found 16-bit register for signal <REG20>.
   Found 16-bit register for signal <REG21>.
   Found 16-bit register for signal <REG22>.
   Found 16-bit register for signal <REG23>.
   Found 16-bit register for signal <REG24>.
   Found 16-bit register for signal <REG25>.
   Found 16-bit register for signal <REG26>.
   Found 16-bit register for signal <REG27>.
   Found 16-bit register for signal <REG28>.
   Found 16-bit register for signal <REG29>.
   Found 16-bit register for signal <REG30>.
   Found 16-bit register for signal <REG31>.
   Found 16-bit register for signal <REG01>.
    Found 16-bit 32-to-1 multiplexer for signal <A> created at line 30.
   Found 16-bit 32-to-1 multiplexer for signal <B> created at line 31.
   Summarv:
       inferred 496 D-type flip-flop(s).
       inferred 2 Multiplexer(s).
Unit <regbank> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
16-bit addsub
# Registers
16-bit register
# Comparators
16-bit comparator greater
                                                     : 22
# Multiplexers
 1-bit 2-to-1 multiplexer
16-bit 2-to-1 multiplexer
16-bit 32-to-1 multiplexer
# Logic shifters
 16-bit shifter arithmetic right
16-bit shifter logical left
 16-bit shifter rotate left
16-bit shifter rotate right
                                                      : 1
                                                      : 1
# Xors
16-bit xor2
```


Y3839090 & Y3840426 | Computer Architectures | ELE00009I

Test Data for Architecture C

Here is our control logic for Arch C as well as the expected outputs.


	Fetch	Reg Read				ALU+						Mem Acc						Reg Write		
					SEL	SEL														
Test Command		RA	RB	(6)[7]	(5)[6]	(2)[3:2]	(1)[1:0]		IMM		Flags	MA	M_in	(3)[4]	M_DA	M_out	OEN	WA	W_EN	(4)[5]
inc R1, R0		00000	ØØØØØ	0	Ø	01	øø	1000	0xøøøø	øøøøø	01010110	0xøøøø	0xøøøø	Ø	0xøøøø	0xøøøø	0	00001	1	1
addi R2, R0, 0x0005		00000	ØØØØØ	0	Ø	01	10	1010	0x0005	øøøøø	01010110	0xØØØØ	0xøøøø	Ø	$0x\emptyset\emptyset\emptyset\emptyset$	$0x\emptyset\emptyset\emptyset\emptyset$	0	00010	1	1
nop																	0		0	
shl R3, R1, 3		ØØØØØ	ØØØØØ	1	Ø	01	ØØ	1100	0xøøøø	00011	01010110	0xøøøø	0xøøøø	Ø	0xøøøø	0xøøøø	0	00011	1	1
storr R2, R3		øøøøø	ØØØØØ	Ø	1	11	ØØ	0000	0xøøøø	øøøø	01010110	0xøøøø	0xøøøø	0	0x0008	0x0005	1	ø	0	Ø
loadi R5, 1f1f		øøøøø	øøøøø	Ø	Ø	øø	ØØ	øøøø	0xøøøø	øøøø	ØØØØØØØØ	0x1f1f	0xcccc	1	0x1f1f	0xøøøø	0	00101	1	O

The instruction time line below shows how we used a nop instruction as a pipeline stall between the addi instruction and the shl instruction. We had to use a pipeline stall in this case rather forwarding, as there was no way to use any of the forwarding paths to get the value to be in the correct location at the time when we needed it.



We also used forwarding in our control logic. In fact, the only time we take a value directly from a register is when the value of R Zero is used for the first two instruction. Both the shift left and the store instruction use forwarding in order to execute sooner than they would of other wise.

You can see in the table below that the only time RA has a definite value is during the first two clock cylces. You can also see use of select 5 and 6 to forward data (that has not yet been writte to the register) into the A and B registers. Select 2 has also been used to forward data from the output of the alu back to the input of the alu.



Architecture D

DataPathD.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use work.DigEng.All;
entity DataPath_D is
         Generic (
                   data size : natural := 16;
                   num_registers : natural := 32
         ):
         Port (
                   clk : in STD_LOGIC;
                   rst : in STD LOGIC;
                   en : in STD_LOGIC;
                   R_A : in STD_LOGIC_VECTOR (log2 (num_registers) -1 downto 0); -- Read address A
                   RB: in STD LOGIC VECTOR (log2 (num registers) -1 downto 0); -- Read address B
                   W_EN : in STD_LOGIC;
                                                                                                                                        -- Register
write enable
                   W_A: in STD_LOGIC_VECTOR (log2(num_registers)-1 downto 0); -- Write address
IMM: in STD_LOGIC_VECTOR (data_size-1 downto 0); -- It
M_A: in STD_LOGIC_VECTOR (data_size-1 downto 0); -- Me
                                                                                                          -- Itermediate value
                                                                                                           -- Memory address
                   M_in: in STD_LOGIC_VECTOR (data_size-1 downto 0);
SEL: in STD_LOGIC_VECTOR (7 downto 0);
                                                                                                          -- Memory input (read)
                                                                                                                    -- Selector control
                   AL: in STD_LOGIC_VECTOR (3 downto 0);
SH: in STD_LOGIC_VECTOR (log2(data_size)-1 downto 0);
                                                                                                                     -- ALU control
                                                                                                -- Shift amount
                   Flags : out STD_LOGIC_VECTOR (7 downto 0);
M_DA : out STD_LOGIC_VECTOR (data_size-1 downto 0);
                                                                                                                     -- ALU flags
                                                                                                -- Memory address
                   M_out : out STD_LOGIC_VECTOR (data_size-1 downto 0)
                                                                                                -- Memory output (write)
         );
end DataPath D;
architecture Behavioral of DataPath D is
          -- Data to write to the registers
         signal reg_in : STD_LOGIC_VECTOR (data_size-1 downto 0);
         -- Outputs of the registers
         signal A data : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal B_data : STD_LOGIC_VECTOR (data_size-1 downto 0);
         -- The two multiplexers for {\tt A} and {\tt B}
         signal A mux : STD LOGIC VECTOR (data_size-1 downto 0);
signal B mux : STD LOGIC VECTOR (data_size-1 downto 0);
         -- Output of the register on the A and B buses
         signal A_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal B_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
          -- The inputs to the ALU
         signal A_ALU : STD_LOGIC_VECTOR (data_size-1 downto 0);
         signal B_ALU : STD_LOGIC_VECTOR (data_size-1 downto 0);
          -- The output of the combined ALU and shifter
         signal ALU_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
         signal ALU_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
          -- The ALU output after it passes through a second register
         signal ALU_reg_out_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
          -- Signals for memory registers
         signal M_in_reg_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
begin
         -- The two multiplexers for A and B
         A mux <= A data when SEL(7) = '0' else reg in;
         B_mux <= B_data when SEL(6) = '0' else reg_in;
```

```
-- The multiplexers on the input of the ALU
A ALU <=
                        when SEL(3 downto 2) = "11" else
        ALU_reg_out
        (others => 'U') when SEL(3 downto 2) = "10" else
        A reg out
                                  when SEL(3 downto 2) = "01" else
                                  when SEL(3 downto 2) = "00" else
        reg in
        (others => 'U');
B ALU <=
                        when SEL(1 downto 0) = "11" else
        ALU_reg_out
                                  when SEL(1 downto 0) = "10" else
        IMM
                                  when SEL(1 downto 0) = "01" else
        B reg out
                                  when SEL(1 downto 0) = "00" else
        reg_in
        (others => 'U');
-- The address multiplexer for the memory
M_DA <= M_A when SEL(4) = '1' else ALU_reg_out;
-- The register write multiplexer
reg_in <= ALU_reg_out_reg_out when SEL(5) = '1' else M_in_reg_out;</pre>
-- The register on the \mbox{\mbox{\bf A}} bus
A reg: entity work.Reg Generic Map (data size => data size)
PORT MAP (
        clk => clk.
        rst => rst,
        en => en,
        data in => A mux,
        data out => A reg out
);
-- The register on the B bus
B reg: entity work.Reg Generic Map (data size => data size)
PORT MAP (
        clk => clk,
        rst => rst,
        en => en,
        data in => B mux,
        data out => B reg out
);
-- The Register on the out put of the ALU
ALU reg: entity work. Reg Generic Map (data size => data size)
PORT MAP (
        clk => clk.
        rst => rst,
        en => en,
        data in => ALU out,
        data_out => ALU_reg_out
);
-- The register on the memory read bus
M_in_reg: entity work.Reg Generic Map (data_size => data_size)
PORT MAP (
        clk => clk,
        rst => rst,
        en => en,
                                  data in => M in,
        data_out => M_in_reg_out
);
-- The second register on the ALU out
ALU_reg_out_reg: entity work.Reg Generic Map (data_size => data_size)
PORT MAP (
        clk => clk,
        rst => rst,
        en => en,
        data_in => ALU_reg_out,
        data_out => ALU_reg_out_reg_out
);
-- The register on the memory read bus
M out reg: entity work.Reg Generic Map (data size => data size)
PORT MAP (
        clk => clk,
        rst => rst,
        en => en,
        data_in => B_reg_out,
        data out => M out
);
```

```
-- The ALU
           ALU: entity work.ALU_param GENERIC MAP( N => data_size )
           PORT MAP (
                      A \Rightarrow A ALU,
                      B => B_ALU,
                      X => SH,
ctrl => AL,
                      O => ALU_out,
flags => flags
           );
           -- The register bank
           Registers: entity work.regbank
           PORT MAP (
                     RSELA => R_A,
RSELB => R_B,
                      WSEL => W_A,
D => reg_in,
WEN => W_EN,
clk => clk,
                      A => A_data,
B => B_data,
rst => '0'
           );
end Behavioral;
```


DataPathD-TB.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE work.DigEng.ALL;
USE work.easyprint.ALL;
USE ieee.numeric std.ALL;
ENTITY DataPathB TB IS
END DataPathB_TB;
ARCHITECTURE behavior OF DataPathB TB IS
        -- Constants
        constant data size : NATURAL := 16;
        constant num_registers : NATURAL := 32;
        -- Component Declaration for the Unit Under Test (UUT)
        COMPONENT DataPath B
                GENERIC (
                        data size : natural;
                        num_registers : natural
                PORT (
                        W EN : IN std logic;
                        W_A : IN std_logic_vector(log2(num_registers)-1 downto 0);
                        clk : IN std logic;
                        IMM : IN std_logic_vector(data_size-1 downto 0);
                        AL : IN std_logic_vector(3 downto 0);
                        SH : IN std_logic_vector(log2(data_size)-1 downto 0);
                        M A : IN std logic vector(data size-1 downto 0);
                        S: IN std_logic_vector(4 downto 1);
                        flags : OUT std_logic_vector(7 downto 0);
                        M_B : OUT std_logic_vector(data_size-1 downto 0);
                        M_DA : OUT std_logic_vector(data_size-1 downto 0);
                        M_in : IN std_logic_vector(data_size-1 downto 0)
                );
        END COMPONENT:
   --Inputs
                                        (log2(num_registers)-1 downto 0) := (others => '0');
   signal R A : std logic vector
                                        (log2(num_registers)-1 downto 0) := (others => '0');
   signal R_B : std_logic_vector
   signal W EN : std logic
      := "0';
   signal W_A : std_logic_vector
signal clk : std_logic
                                       (log2(num registers)-1 downto 0) := (others => '0');
      := '0';
   signal IMM : std_logic_vector
signal AL : std_logic_vector
                                        (data size-1 downto 0)
                                                                                         := (others => '0');
                                        (3 downto 0)
                                                                                                        := (others => '0');
   signal SH : std_logic_vector
signal M_A : std_logic_vector
signal S : std_logic_vector
                                        (log2(data_size)-1 downto 0)
                                                                        := (others => '0');
                                                                                        := (others => '0');
                                        (data_size-1 downto 0)
                                        (4 downto 1)
                                                                                                        := (others => '0');
   signal M_in : std_logic_vector
                                        (data_size-1 downto 0)
                                                                                         := (others => '0');
       --Outputs
   signal flags : std_logic_vector (7 downto 0);
signal M_B : std_logic_vector (data_size-1 downto 0);
   signal OEN : std logic := '0';
   -- Clock period definitions
   constant clk_period : time := 10 ns;
   constant wait time : time := clk period;
        -- Test data for self checking test bench
        type TEST_VECTOR is RECORD
                 W EN : std logic;
                 AL: std_logic_vector(3 downto 0);
R_A: STD_LOGIC_VECTOR(log2(num_registers)-1 downto 0);
                 R_B : std_logic_vector(log2(num_registers)-1 downto 0);
                 W_A : std_logic_vector(log2(num_registers)-1 downto 0);
```

```
IMM : std logic vector(data size-1 downto 0);
                                           SH : std_logic_vector(log2(data_size)-1 downto 0) ;
                                          M A : std logic vector(data size-1 downto 0);
                                           S : std logic vector (4 downto 1);
                                          M_in : std_logic_vector(data_size-1 downto 0);
                                          flags : std_logic_vector(7 downto 0);
                                          M_B : std_logic_vector(data_size-1 downto 0);
M_DA : std_logic_vector(data_size-1 downto 0);
                                          OEN : std_logic;
                    end RECORD;
                    type TEST_VECTOR_ARRAY is ARRAY(NATURAL RANGE <>) of TEST_VECTOR;
                    constant test vectors : TEST VECTOR ARRAY := (
                                        W_EN, AL, R_A, R_B, W_A, IMM, SH, M_A, S, M_in, flags, M_B, M_DA,OEN
                                        '0'),
                                        ( '1', "1010", "00000", "----", "00010", X"0
"---", "----", "01010010", "-----", "-----",
                                                                                                                                                                                                                       X"0005",
                                         '0'),
                                        '0'),
                                        ( '0', "0000", "00011", "00010", "----", "010101010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010010", "01010000", "01010000", "0101000", "0101000", "0101000", "0101000", "0101000", "0101000", "0101000", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "010100", "
                                         '1'),
                                                       '1',
                                        ( '1', "---", "----", "----", "00101", "11--", X"CCCC", "-----", X"1f1f",
                                                                                                                                                                                                                         "----",
                                        '0')
                   );
BEGIN
                    -- Instantiate the Unit Under Test (UUT)
       uut: DataPath_B
                    Generic Map(
                                    data_size => data_size,
                                       num_registers => num_registers
                    PORT MAP (
                        R_A \Rightarrow R_A
                         R B \Rightarrow R B
                         \overline{W}EN => \overline{W}EN
                        \overline{W} A \Longrightarrow \overline{W} \overline{A}
                        clk \Rightarrow clk,
                         IMM => IMM,
                        AL => AL,
                         SH => SH,
                        M_A => M_A
                        s => s,
                        flags => flags,
                        M B => M_B,
                        M_DA => \overline{M}_DA,
                        M_in => M_in
```

```
-- Clock process definitions
   clk_process :process
   begin
                  clk <= '0';
                  wait for clk period/2;
                  clk <= '1';
                  wait for clk period/2;
   end process;
         -- Stimulus process
         stim_proc: process
         begin
                  -- hold reset state for 100 ns.
                  wait for 100 ns;
                   -- run the test for every set of data
                  for i in test_vectors'range loop
                           -- assign test inputs
                           R A <= test vectors(i).R A;
                           R_B <= test_vectors(i).R_B;
W_EN <= test_vectors(i).W_EN;
                           W_A <= test_vectors(i).W_A;
IMM <= test_vectors(i).IMM;
                           AL <= test vectors(i).AL;
                           SH <= test_vectors(i).SH;
M_A <= test_vectors(i).M_A;
                           S <= test_vectors(i).S;</pre>
                           M_in <= test_vectors(i).M_in;</pre>
                           OEN <= test_vectors(i).OEN;
                           wait until rising edge(clk);
                           -- Check that the actual outputs are the same as were expecting
                           -- Have to use std_match when comparing meta values like '-'
                           assert std_match(flags, test_vectors(i).flags)
                           report lf & " [ERR!] Test " & integer'image(i) & lf &
                                    " Actual flags did not equal expected flags."&
                                    " Actual [ " & to bstring(flags) & " ] " &
                                    " Expected [ " & to_bstring(test_vectors(i).flags) & " ]"
                           severity error;
                           assert std_match(test_vectors(i).M_B, M_B)
                           report lf &" [ERR!] Test " & integer'image(i) & lf &
                                    " Actual value to memory did not equal expected value to memory."&   
" Actual [ " & u_tostr(M_B) & " ]" &
                                    " Expected [ " & u tostr(test vectors(i).M B) & " ]"
                           severity error;
                           assert std_match(M_DA , test_vectors(i).M_DA)
report lf &" [ERR!] Test " & integer'image(i)& lf &
                                    " Actual memory address did not equal expected memory address."&
                                    " Actual [ " & u_tostr(M_DA) & " ]" &
                                    " Expected [ " & u_tostr(test_vectors(i).M_DA) & " ]"
                           severity error;
                           -- If there were no isses report that the test was successful
                           assert not (
                                    std_match(flags, test_vectors(i).flags) and
                                    std_match(M_B, test_vectors(i).M_B) and
                           std_match(M_DA, test_vectors(i).M_DA))
report lf &" [ OK ] Test " & integer'image(i) & " was successful!"
                           severity note;
                           wait until falling edge(clk);
                  end loop:
                  wait;
         end process:
END;
```

Simulations



Screenshot showing entire simulation of Architecture D. The signal reg_in is the data data that will be written to the register bank.

iSim Console Output

```
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
WARNING: Simulation object /datapath d tb/test vectors was not traceable in the design for the following reason:
ISim does not yet support tracing of constant and generic multi-dimensional arrays.
Simulator is doing circuit initialization process.
at 0 ps, Instance /datapath_d_tb/uut/ALU/ : Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
at 0 ps, Instance /datapath d tb/uut/ALU/ : Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE at 0 ps, Instance /datapath_d_tb/uut/ALU/ : Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
at 0 ps, Instance /datapath_d_tb/uut/ALU/ : Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
at 0 ps, Instance /datapath d tb/uut/ALU/: Warning: NUMERIC STD."=": metavalue detected, returning FALSE
at 0 ps, Instance /datapath d tb/uut/ALU/: Warning: NUMERIC STD."/=": metavalue detected, returning TRUE
at 0 ps, Instance /datapath d tb/uut/ALU/: Warning: NUMERIC STD."=": metavalue detected, returning FALSE
Finished circuit initialization process.
at 130 ns(1): Note:
                      [ OK ] Test 0 was successful! (/datapath_d_tb/).
at 140 ns(1): Note:
                     [ OK ] Test 1 was successful! (/datapath d tb/).
                             Test 2 was successful! (/datapath_d_tb/).
   150 ns(1): Note:
                      [ OK ]
at 160 ns(1): Note:
                      [ OK ]
                             Test 3 was successful! (/datapath_d_tb/).
at 170 ns(1): Note:
                      [ OK ] Test 4 was successful! (/datapath d tb/).
                        OK
                                   5 was successful! (/datapath_d_tb/).
  180 ns(1): Note:
                              Test
at 190 ns(1): Note:
                      [ OK ]
                             Test 6 was successful! (/datapath d tb/).
at 200 ns(1): Note:
                      [ OK ] Test 7 was successful! (/datapath d tb/).
at 210 ns(1): Note: [ OK ] Test 8 was successful! (/datapath_d_tb/).
```

All but the first meta value warnings have been removed to improve readability.

HDL Synthesis

```
______
                          HDL Synthesis
Synthesizing Unit <DataPath D>.
   Related source file is "E:\University\ Second Year\Computer
data size = 16
        num registers = 32
    Found 1\overline{6}-bit 3-to-1 multiplexer for signal <A ALU> created at line 52.
    Found 16-bit 4-to-1 multiplexer for signal <B ALU> created at line 53.
    Summary:
       inferred 6 Multiplexer(s).
Unit <DataPath D> synthesized.
Synthesizing Unit <Reg>.
    Related source file is "E:\University\_Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 2\DataPaths - RegBankAlt\Reg.vhd".
      data size = 16
    Found 16-bit register for signal <data out>.
    Summary:
       inferred 16 D-type flip-flop(s).
Unit <Reg> synthesized.
Synthesizing Unit <ALU param>.
    Related source file is "E:\University\_Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab 2\DataPaths - RegBankAlt\ALU param.vhd".
       N = 16
    Found 16-bit adder for signal <A_itrn[15]_B_itrn[15]_add_27_OUT> created at line 69.
    Found 16-bit adder for signal <A_itrn[15]_GND_7 o add_31_OUT> created at line 1253. Found 16-bit subtractor for signal <A_itrn[15]_B_itrn[15]_sub_26_OUT<15:0>> created at line 70.
    Found 16-bit subtractor for signal <A_itrn[15]_GND_7_o_sub_30_OUT<15:0>> created at line 1320.
    Found 16-bit shifter rotate right for signal <A itrn[15] X itrn[30] rotate right 17 OUT> created at line 3021 Found 16-bit shifter rotate left for signal <A itrn[15] X itrn[30] rotate left 19 OUT> created at line 3012
    Found 16-bit shifter arithmetic right for signal <A_itrn[15]_X_itrn[30]_shift_right_21_OUT> created at line 2982
    Found 16-bit shifter logical left for signal <a_itrn[15]_X_itrn[30]_shift_left_23_0UT> created at line 2973
    Found 16-bit 13-to-1 multiplexer for signal <0 itrn> created at line 42.
    Found 16-bit comparator greater for signal <flags<3>> created at line 99
    Found 16-bit comparator greater for signal <flags<4>> created at line 100
    Summary:
                  1 Adder/Subtractor(s).
        inferred 2 Comparator(s).
        inferred 16 Multiplexer(s).
inferred 4 Combinational logic shifter(s).
Unit <ALU param> synthesized.
Synthesizing Unit <regbank>.
    Related source file is "E:\University\_Second Year\Computer
Architectures\assesment\MyMicroProccessor\Lab_2\DataPaths - RegBankAlt\otherRegBank.vhd".
    Found 16-bit register for signal <REG02>.
    Found 16-bit register for signal <REG03>.
    Found 16-bit register for signal <REG04>.
    Found 16-bit register for signal <REG05>.
    Found 16-bit register for signal <REG06>.
    Found 16-bit register for signal <REG07>.
    Found 16-bit register for signal <REG08>.
    Found 16-bit register for signal <REG09>.
    Found 16-bit register for signal <REG10>.
    Found 16-bit register for signal <REG11>.
    Found 16-bit register for signal <REG12>.
    Found 16-bit register for signal <REG13>.
    Found 16-bit register for signal <REG14>.
    Found 16-bit register for signal <REG15>.
    Found 16-bit register for signal <REG16>.
    Found 16-bit register for signal <REG17>.
    Found 16-bit register for signal <REG18>.
    Found 16-bit register for signal <REG19>.
    Found 16-bit register for signal <REG20>.
    Found 16-bit register for signal <REG21>.
    Found 16-bit register for signal <REG22>.
    Found 16-bit register for signal <REG23>.
    Found 16-bit register for signal <REG24>.
    Found 16-bit register for signal <REG25>.
    Found 16-bit register for signal <REG26>.
    Found 16-bit register for signal <REG27>.
    Found 16-bit register for signal <REG28>.
    Found 16-bit register for signal <REG29>.
    Found 16-bit register for signal <REG30>.
    Found 16-bit register for signal <REG31>.
```

```
Found 16-bit register for signal <REG01>.
    Found 16-bit 32-to-1 multiplexer for signal <A> created at line 30.
    Found 16-bit 32-to-1 multiplexer for signal <B> created at line 31.
    Summary:
       inferred 496 D-type flip-flop(s).
       inferred 2 Multiplexer(s).
Unit <regbank> synthesized.
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
16-bit addsub
                                                     : 37
# Registers
                                                     : 37
16-bit register
# Comparators
16-bit comparator greater
# Multiplexers
1-bit 2-to-1 multiplexer
                                                     : 6
16-bit 2-to-1 multiplexer
                                                     : 14
16-bit 3-to-1 multiplexer
                                                     : 1
16-bit 32-to-1 multiplexer
16-bit 4-to-1 multiplexer
# Logic shifters
16-bit shifter arithmetic right
16-bit shifter logical left
                                                     : 1
 16-bit shifter rotate left
16-bit shifter rotate right
                                                     : 1
                                                     : 1
# Xors
16-bit xor2
                                                     : 1
```
