

DEPARTMENT OF ELECTRONICS COMPUTER ARCHITECTURES

Homework One

Abstract

Y3839090

March 8, 2017

Contents

1	Ques	stion 1	1
	1.1	Extra Instructions	1
	1.2	Conversions	1
		1.2.1 Assembly	1
		1.2.2 Machine code - Binary	2
		1.2.3 Machine code - Hex	2
	1.3	Control Signals	3
2	Ques	stion 2	3
3	Ques	stion 3	4
Αŗ	pend	ices	5
Li	st of	Figures	
	1	Stages and control signals	3
	2	Instruction set encoding	4

1 Question 1

1.1 Extra Instructions

The current instruction set for architecture B is lacking the XOR and AND instructions. These are both logic instructions so they will be grouped with the other logic instructions. This means there opcodes will start with 01 (the same as the other logic instructions). Both of these instruction take the three operands Rt, Ra and Rb and so will use the same instruction coding as the ADD and SUB instructions (ADD and SUB also take Rt, Ra and Rb operands).

Table 1: The extra instructions need for Arch B to run the program

Command	Operands	Opcode	Fields
and	Rt, Ra, Rb	01 100	xxx xxxx xBBB xxxx xAAA xxxx xTTT
xor	Rt, Ra, Rb	01 110	xxx xxxx xBBB xxxx xAAA xxxx xTTT

1.2 Conversions

1.2.1 Assembly

This is the above pseudo code converted to the assembly defined for architecture B.

Assembly code

```
1
       ; data addr is in R7
       ; word length is in R1
2
3
                                      ; R2 is data
       move R2, R7
4
       movi R3, 0 \times 0000
                                      ; R3 is parity
5
       move R4, R1
                                      ; R4 is i
6
7
       movi R5, 0 \times 0001
                                      ; R4 is mask
8
9
   loop_start_label:
       br R4, 000, loop end label
10
                                          ; if i is zero exit the loop
       and R6, R2, R4
                                      ; bit mask data
11
       xor R3, R6, R3
                                     ; keep track of parity
12
       shr R2, R2, 1
                                      ; go to next bit
13
       dec R4, R4
14
       br R0, 000, loop start label; go back to the beginning of the
15
      loop
16
   loop_end_label:
17
18
   storo R7, R3, 2 ; store output
```

1.2.2 Machine code - Binary

This is the above assembly code hand assembled into binary. "x" has been used to represent "don't care" bits.

Machine code - Binary with don't cares

```
xxxx x111
   1000 1xxx
                                         xxxx x010; move R2, R7
1
               XXXX XXXX
   1000 0xxx
                             0000 0000
                                         xxxx x011; movi R3, 0x0000
2
               0000 0000
   1000 1xxx
                                         xxxx x100 ; move R4, R1
                             xxxx x001
3
               XXXX XXXX
   1000 0xxx
                             0000 0001
                                         xxxx x011; movi R5, 0x0001
               0000 0000
4
                                                    ; loop start label:
5
   1100 0000
               0000 0110
                                         xxxx xxxx; brz R4, loop end label
6
                             xxxx x100
7
   0110 0xxx
               xxxx x100
                             xxxx x010
                                         xxxx x110 ; and R6, R2, R4
                                                   ; xor R3, R6, R3
   0111 0xxx
               xxxx x011
8
                             xxxx x110
                                         xxxx x011
                                         xxxx x010; shr R2, R2, 1
9
   0100 1xxx
               xxxx 0001
                             xxxx x010
   0001 1xxx
                             xxxx x100
                                         xxxx x100 ; dec R4, R4
10
               XXXX XXXX
11
                             xxxx x000
   1100 0111
               1111 1011
                                         xxxx  xxxx  ; br  R0, 000,
      loop\_start\_label
                                                    ; loop end label:
12
   1011 1000
               0000 0010
13
                             xxxx x011
                                         xxxx x111 ; storo R7, R3, 2
```

To be able to convert this to hex, the "don't care" bits have to changed to either 0 or 1. I decided to convert all of the "dont care" bits to 0's.

Machine code - Binary, don't cares replace with 0s

```
1000 1000
               0000 0000
                              0000 0111
                                          0000 \ 0010 ; move R2, R7
1
               0000 0000
2
   1000 0000
                              0000 0000
                                          0000 \ 0011 \ ; movi \ R3, \ 000000
   1000 1000
               0000 0000
                              0000 0001
3
                                          0000 \ 0100 \ ; move R4, R1
   1000 0000
               0000 0000
                              0000 0001
4
                                          0000 \ 0011 \ ; movi \ R5, \ 000001
                                                       loop start label:
5
   1100 0000
               0000 0110
                              0000 0100
                                          0000
                                               0000 ; brz R4, loop end label
6
7
   0110 0000
               0000 0100
                              0000 0010
                                          0000
                                               0110; and R6, R2, R4
                                                     ; 0 or R3, R6, R3
   0111 0000
               0000 0011
                              0000 0110
                                          0000 0011
8
9
   0100 1000
               0000 0001
                              0000 0010
                                          0000
                                               0010
                                                    ; shr R2, R2, 1
   0001 1000
                                                       dec R4, R4
               0000 0000
                              0000 0100
                                          0000
                                               0100
10
   1100 0111
               1111 1011
                              0000 0000
                                          0000
                                               0000 ; jmp loop start label
11
                                                      ; loop end label:
12
                              0000 0011
13
  1011 1000
               0000 0010
                                          0000 0111; storo R7, R3, 2
```

1.2.3 Machine code - Hex

This is the above binary machine code shown as hexadecimal. Remember all "don't cares" have been converted to zero so that the values can be represented in hex.

Machine code - Hex, don't cares replace with 0s

```
1 \mid 0 \times 88000702 ; move R2, R7
```

```
0x80000003 ; movi R3, 000
   0x88000104
                ; move R4, R1
3
                 ; movi R5, 001
   0 \times 80000103
4
5
                  ; loop\_start\_label:
                ; brz R4, loop\_end\_label
6
   0xC0060400
                 ; and R6, R2, R4
7
   0 \times 60040206
   0 \times 70030603
                ; 0 or R3, R6, R3
8
                 ; shr R2, R2, 1
   0 \times 48010202
9
10
   0 \times 18000404
                ; dec R4, R4
   0xC7FB0000
                 ; jmp loop\_start\_label
11
                  ; loop_end_label:
12
13 0 \times B8020307 ; storo R7, R3, 2
```

1.3 Control Signals

2 Question 2

Here is a table showing all the control signals need to execute the instruction with the multi-cycle architecture C.

Command	Steps	RA[2:0]	RB[2:0]	WA[2:0]	MA[15:0]	IMM[15:0]	OEN	S[1:4]	AL[2:0]	SH[5:0]	WEN
	S1 - Fetch	ØØØ	ØØØ	ØØØ	0хøøøø	0хøøøø	0	Ø1ØØ	111	ØØØØØ	0
RLS	S2 - Reg R	000	001	ØØØ	0xøøøø	0хøøøø	0	ØØØØ	ØØØ	ØØØØØ	0
SHR RS, RU, S	S3 - ALU	ØØØ	ØØØ	ØØØ	0хøøøø	0хøøøø	0	00ø0	011	10101	0
	S4 - Reg W	ØØØ	ØØØ	011	0хøøøø	0хøøøø	0	øøø0	ØØØ	ØØØØØ	1
JOADI R.S. OMATI	S1 - Fetch	ØØØ	ØØØ	ØØØ	0хøøøø	0хøøøø	0	Ø1ØØ	111	ØØØØØ	0
125,0F	S4 - Mem RW	ØØØ	ØØØ	ØØØ	0xAF1F	0хøøøø	0	ØØ1Ø	ØØØ	ØØØØØ	0
JOAD.	S5 - Reg W	ØØØ	ØØØ	101	0хøøøø	0хøøøø	0	0001	ØØØ	ØØØØØ	1
	S1 - Fetch	ØØØ	ØØØ	ØØØ	0xøøøø	0xøøøø	0	Ø1ØØ	111	ØØØØ	0
ax like	S2 - Reg R	011	ØØØ	ØØØ	0xøøøø	0xøøøø	0	ØØØØ	ØØØ	ØØØØ	0
QR3,0	S3 - ALU										
BRANCES, OXILA	S4 - Mem RW										
	S5 - Reg W										

Figure 1: Stages and control signals

3 Question 3

Here is my encoding for each of the instructions in the set.

Category	Instruction	Operands	Operation	Opcode	Fields	
No-operation	nop	N/A	none	00 00 00	ΦΦ ΦΦΦΦ ΦΦΦΦ	0000 0000 0000 0000
	add	rt,ra,rb	rt <= ra + rb	00 10 00	ФФ ФФФФ ФФФФ	BBBB BAAA AAФT TTTT
	sub	rt,ra,rb	rt <= ra – rb	00 01 00	ΦΦ ΦΦΦΦ ΦΦΦΦ	BBBB BAAA AAФT TTTT
	addi	rt,ra,imm	rt <= ra + immediate value	00 10 01	II IIII IIII	IIII ФААА ААФТ TTTT
	subi	rt,ra,imm	rt <= ra – immediate value	00 01 01	II IIII IIII	IIII ФААА ААФТ TTTT
	inc	rt,ra	rt <= ra + 1	00 10 10	$\Phi\Phi$ $\Phi\Phi\Phi\Phi$ $\Phi\Phi\Phi\Phi$	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
Arithmetic	dec	rt,ra	rt <= ra – 1	00 01 10	ΦΦ ΦΦΦΦ ΦΦΦΦ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	not	rt,ra	rt <= NOT ra	01 11 11	ФФ ФФФФ ФФФФ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	and	rt,ra,rb	rt <= ra AND rb	01 01 00	ΦΦ ΦΦΦΦ ΦΦΦΦ	BBBB BAAA AAФT TTTT
	or	rt,ra,rb	rt <= ra OR rb	01 10 00	$\Phi\Phi$ $\Phi\Phi\Phi\Phi$ $\Phi\Phi\Phi\Phi$	BBBB BAAA AAФT TTTT
	xor	rt,ra,rb	rt <= ra XOR rb	01 11 00	ΦΦ ΦΦΦΦ ΦΦΦΦ	BBBB BAAA AAФT TTTT
	andi	rt,ra,imm	m rt <= ra AND immediate value	01 01 01	II IIII IIII	IIII ФААА ААФТ TTTT
	ori	rt,ra,imm	rt <= ra OR immediate value	01 10 01	II IIII IIII	IIII ФААА ААФТ TTTT
	xori	rt,ra,imm	rt <= ra XOR immediate value	01 11 01	II IIII IIII	IIII ФААА ААФТ TTTT
	shl	rt,ra,n	rt <= ra shifted left by n bits	01 00 01	ΦΦ ΝΝΝΝ ΦΦΦΦ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	shr	rt,ra,n	rt <= ra shifted right by n bits	01 00 00	ΦΦ ΝΝΝΝ ΦΦΦΦ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	rol	rt,ra,n	n rt <= ra rotated left by n bits	01 00 11	ΦΦ ΝΝΝΝ ΦΦΦΦ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
Logic	ror	rt,ra,n	rt <= ra rotated right by n bits	01 00 10	ΦΦ ΝΝΝΝ ΦΦΦΦ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	move	rt,ra	rt <= ra	10 00 00	ΦΦ ΦΦΦΦ ΦΦΦΦ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	loadi	rt,addr	rt <= DMEM[addr] {direct addressing}	10 01 01	AA AAAA AAAA	AAAA AAAA AAФT TTTT
	loadr	rt,ra	rt <= DMEM[ra] {register indirect addressing}	10 01 10	ΦΦ ΦΦΦΦ ΦΦΦΦ	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	loado	rt,ra,off	rt <= DMEM[ra+off] {base plus offset addressing}	10 01 11	00 0000 0000	ΟΟΟΟ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	stori	rt,addr	DMEM[addr] <= rb {direct addressing}	10 10 01	AA AAAA AAAA	AAAA AAAA AAФT TTTT
	storr	rt,ra	DMEM[ra] <= rb {register indirect addressing}	10 10 10	$\Phi\Phi$ $\Phi\Phi\Phi\Phi$ $\Phi\Phi\Phi\Phi$	ΦΦΦΦ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
Transfer	storo	rt,ra,off	DMEM[ra+off] <= rb {base plus offset addressing}	10 10 11	00 0000 0000	ΟΟΟΟ ΦΑΑΑ ΑΑΦΤ ΤΤΤΤ
	jmp	off	Jump to IMEM[PC+off]	11 00 00	00 0000 0000	0000 0000 0000 0000
control	brc	ra.cond.off	f If condition is true, then jump to IMEM[PC+off], else continue Conditions: $ra = 0$; $ra \neq 0$; $ra = 1$; $ra < 0$; $ra > 0$; $ra < 0$; $ra < 0$	11 10 00	00 0000 0000	ΟΟΟΟ ΦΑΑΑ ΑΑΦΦ ΦССС

Figure 2: Instruction set encoding

Appendices