Skip to content

sim: Fix use of deprecated Yosys command #27

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jan 16, 2025
Merged

sim: Fix use of deprecated Yosys command #27

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion chipflow_lib/platforms/sim.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -94,7 +94,7 @@ def build(self, e):
else:
# FIXME: use -defer (workaround for YosysHQ/yosys#4059)
print(f"read_verilog {extra_filename}", file=yosys_file)
print("read_ilang sim_soc.il", file=yosys_file)
print("read_rtlil sim_soc.il", file=yosys_file)
print("hierarchy -top sim_top", file=yosys_file)
# FIXME: use the default -O6 (workaround for YosysHQ/yosys#4227)
print("write_cxxrtl -O4 -header sim_soc.cc", file=yosys_file)
Loading