Final Blog : Project 5 : Enhanced Verilog Support and Stability #249
Conversation
|
Caution Review failedThe pull request is closed. WalkthroughAdded a new Markdown blog post describing the GSoC 2025 “Enhanced Verilog Support & Stability” project, enumerating merged Verilog modules, editor/terminal/tools/UI changes, Yosys migration, bugfixes, media, documentation links, and acknowledgments. Changes
Estimated code review effort🎯 1 (Trivial) | ⏱️ ~2 minutes Possibly related PRs
Suggested reviewers
📜 Recent review detailsConfiguration used: CodeRabbit UI Review profile: CHILL Plan: Pro 💡 Knowledge Base configuration:
You can enable these sources in your CodeRabbit configuration. 📒 Files selected for processing (1)
✨ Finishing Touches🧪 Generate unit tests
Thanks for using CodeRabbit! It's free for OSS, and your support helps us grow. If you like it, consider giving us a shout-out. 🪧 TipsChatThere are 3 ways to chat with CodeRabbit:
SupportNeed help? Create a ticket on our support page for assistance with any issues or questions. CodeRabbit Commands (Invoked using PR/Issue comments)Type Other keywords and placeholders
CodeRabbit Configuration File (
|
![coderabbitai[bot]](https://avatars.githubusercontent.com/in/347564?s=60&v=4){kind=small}
There was a problem hiding this comment.
Actionable comments posted: 9
🧹 Nitpick comments (13)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (13)
2-6: Tighten title and front matter
- Remove visual separators and prefer a concise, SEO-friendly title.
- Optional: add description and draft fields.
-title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report |Project 5|" +title: "Enhanced Verilog Support & Stability — GSoC 2025 Final Report (Project 5)" +description: "GSoC 2025 Project 5: Verilog modules, Yosys upgrade, editor/terminal improvements, simulator play/pause, and documentation." +# draft: false
10-13: Fix greeting casing and toneCapitalize consistently and avoid emoji in blog intros.
-Hello Everyone😊, +Hello everyone, -Welcome to my final blog for Google Summer of Code 2025 for the project **Enhanced Verilog Support & Stability** +Welcome to my final blog for Google Summer of Code 2025: **Enhanced Verilog Support & Stability**.
20-27: Remove trailing colon in heading; normalize wordingTrailing punctuation violates MD026; also prefer “Upgrade” over “Upgradation.”
-### New features that have been added and merged include: +### New features that have been added and merged @@ -- Yosys Upgradation +- Yosys upgrade
30-32: Grammar and clarity in “Version confusion”Tighten language; fix “verisons”.
-### Version confusion -CircuitVerse had implemented the versioning system to avoid merging big changes to the simulator directly. This resulted in the formation of V0/, V1/ and SRC/ folders in the vue-simulator. Currently the V0 folder is default source but it can be changed by altering the configuration files. My changes were made and merged into the V1/ folder. In future all these folders will be in sync and users can change between the verisons easily. +### Versioning +CircuitVerse uses versioned simulator sources (V0/, V1/, SRC/) to avoid merging large changes directly. V0 is currently the default, configurable via build settings. My changes were merged into V1/. In the future, these folders will be kept in sync so users can switch versions easily.
33-36: Capitalize “Verilog” and improve phrasing-1. Circuit to Verilog - allows users to convert circuit to verilog code -2. Verilog to Circuit - allows users to convert verilog code to circuits +1. Circuit to Verilog — convert a circuit into Verilog code +2. Verilog to Circuit — convert Verilog code into circuits
41-51: Standardize element names (“Flip-Flops”, “Testbench”)Also, confirm whether “TestBench” should be part of this list.
-- SR Flip Flops -- JK Flip Flops +- SR Flip-Flops +- JK Flip-Flops @@ -- TestBench element +- Testbench element
61-67: Minor cleanup: capitalize “Verilog”; optional periods-- Inconsistent verilog logic -- SR flip flop wrong logic +- Inconsistent Verilog logic +- Incorrect SR flip-flop logic
68-80: Rename “Upgradation” → “upgrade”; fix typos (“configuartion”); tighten copy-### Yosys Upgradation and Migration +### Yosys upgrade and migration @@ -The Circuitverse Yosys forked repo is behind its parent by some 39 PRs, the parent repo had been migrated from js to ts and even the folder structure has been changed.These changes include the server file to receive the request from circuitverse backend, docker file and other configuartion and minor changes from CircuitVerse. +The CircuitVerse Yosys fork lagged its parent by ~39 PRs; the parent migrated from JS to TS and changed its folder structure. We updated our fork accordingly: server entrypoint for CircuitVerse backend requests, Dockerfile, configuration, and CircuitVerse-specific adjustments. @@ -The Yosys repo is now updated, folder structure updated & consistent with its parent and migrated to ts. In the future any changes to its parent can be easily merged with much conflicts between the two. +The Yosys repo is now updated, its structure aligned with upstream, and migrated to TypeScript. Future upstream changes can be merged with minimal conflicts.
81-93: Fix sentence fragment; tighten editor overview-CircuitVerse provides its users the feature of Verilog code editor. Which can be used by the users to write verilog code and then convert them into circuits and further integrate them into their circuits on the simulator. +CircuitVerse provides a Verilog code editor to write Verilog, synthesize it into circuits, and integrate the result into designs in the simulator. @@ -The Code Editor is built using CodeMirror — a powerful and customizable browser-based code editor. +The editor is built on CodeMirror. @@ -##### The code Editor has the following features currently: +#### Current editor features
104-112: Micro copy/consistency: “Ctrl+S”, hyphenation, clarity-##### I have implemented the following things, which were proposed: +#### Implemented improvements - Improved indentation between code and line numbering, between numbering and the edge -- CTRL + S shortcut for the save button +- Ctrl+S shortcut for the save button - Option to increase the font size -- Displaying error message properly, maybe a whole terminal experience to display the error message +- Proper error display (terminal-like experience) - Dark default theme in Vue-Simulator - Code completion -- Code folding and bracket matching +- Code folding and bracket matching
141-143: PR link text; verify target link is correctMake the anchor text meaningful; please confirm the PR number/repo.
-#### Pull Requests -- PR : [Pr](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) +#### Pull requests +- cv-frontend-vue #628
146-156: Minor style consistency in “Learning” listCapitalize consistently; use “Vue.js”.
-- Learned about VueJs and Simulation engine +- Learned about Vue.js and the simulation engine @@ -- Learned Docker and networking between containers +- Learned Docker and container networking
157-165: Polish conclusion; fix typos (“exeriment”, apostrophe, “till”)-My journey so far has been exciting and amazing. Each week I stumble upon things I don't know, and I learn it, exeriment with it and then implement it. It has truly been a developers dream till now. My mentors and CircuitVerse community have been very helpful and inspirational in my little journey. Looking forward to contribute and learn more. +This journey has been exciting. Each week I encountered something new, learned it, experimented with it, and implemented it. It has truly been a developer’s dream to date. My mentors and the CircuitVerse community have been tremendously helpful and inspiring. I look forward to contributing and learning more. @@ -I would like to thank, -[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and circuitverse contributors for helping and mentoring me throught the journey. +I would like to thank +[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and CircuitVerse contributors for their support throughout this journey.
📜 Review details
Configuration used: CodeRabbit UI
Review profile: CHILL
Plan: Pro
💡 Knowledge Base configuration:
- MCP integration is disabled by default for public repositories
- Jira integration is disabled by default for public repositories
- Linear integration is disabled by default for public repositories
You can enable these sources in your CodeRabbit configuration.
⛔ Files ignored due to path filters (3)
static/images/Vivek_Kumar_Gsoc2025/finalReport.pngis excluded by!**/*.pngstatic/images/Vivek_Kumar_Gsoc2025/playPauseButton.pngis excluded by!**/*.pngstatic/images/Vivek_Kumar_Gsoc2025/verilogTerminal.pngis excluded by!**/*.png
📒 Files selected for processing (1)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md(1 hunks)
🧰 Additional context used
🪛 LanguageTool
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
[grammar] ~10-~10: There might be a mistake here.
Context: ...2025/finalReport.png) Hello Everyone😊, Welcome to my final blog for Google Summ...
(QB_NEW_EN)
[grammar] ~17-~17: There might be a mistake here.
Context: ...gle.com/programs/2025/projects/9cZjeC5m) > The project works on the Verilog featu...
(QB_NEW_EN)
[grammar] ~18-~18: Ensure spelling is correct
Context: ...amely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~18-~18: There might be a mistake here.
Context: ...he project also introduces new features like Verilog terminal, play/pause button to ...
(QB_NEW_EN)
[grammar] ~18-~18: There might be a mistake here.
Context: ... fixes bug ,implements full screen view for tools window and documents the verilog ...
(QB_NEW_EN)
[grammar] ~20-~20: There might be a mistake here.
Context: ...that have been added and merged include: - Verilog modules for circuit elements - P...
(QB_NEW_EN)
[grammar] ~21-~21: There might be a mistake here.
Context: ...: - Verilog modules for circuit elements - Play/Pause button in the simulator - Imp...
(QB_NEW_EN)
[grammar] ~22-~22: There might be a mistake here.
Context: ...nts - Play/Pause button in the simulator - Improved UI/UX for code-editor - Verilog...
(QB_NEW_EN)
[grammar] ~23-~23: There might be a mistake here.
Context: ...mulator - Improved UI/UX for code-editor - Verilog terminal - Resizable & draggable...
(QB_NEW_EN)
[grammar] ~24-~24: There might be a mistake here.
Context: ...UI/UX for code-editor - Verilog terminal - Resizable & draggable view of tools wind...
(QB_NEW_EN)
[grammar] ~25-~25: There might be a mistake here.
Context: ...sizable & draggable view of tools window - Yosys Upgradation --- ### Version conf...
(QB_NEW_EN)
[style] ~26-~26: The word “Upgradation” is Indian English. Consider a term that is more suited for an international audience.
Context: ... draggable view of tools window - Yosys Upgradation --- ### Version confusion CircuitVers...
(INDIAN_ENGLISH)
[style] ~31-~31: The word ‘big’ tends to be overused. Consider an alternative.
Context: ... the versioning system to avoid merging big changes to the simulator directly. This resulte...
(BIG_DIFFERENCE)
[grammar] ~31-~31: There might be a mistake here.
Context: ... vue-simulator. Currently the V0 folder is default source but it can be changed by...
(QB_NEW_EN)
[grammar] ~31-~31: There might be a mistake here.
Context: ...re made and merged into the V1/ folder. In future all these folders will be in syn...
(QB_NEW_EN)
[grammar] ~31-~31: Ensure spelling is correct
Context: ...n sync and users can change between the verisons easily. ### The Verilog feature in Cir...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~33-~33: There might be a mistake here.
Context: ...Verilog feature in CircuitVerse includes 1. Circuit to Verilog - allows users to con...
(QB_NEW_EN)
[grammar] ~39-~39: Ensure spelling is correct
Context: ...og code for the circuit designed in the Simualtor. The moduleVerilog() function is respon...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~43-~43: There might be a mistake here.
Context: ...t elements were added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGat...
(QB_NEW_EN)
[grammar] ~44-~44: There might be a mistake here.
Context: ...added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB -...
(QB_NEW_EN)
[grammar] ~45-~45: There might be a mistake here.
Context: ... - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestB...
(QB_NEW_EN)
[grammar] ~46-~46: There might be a mistake here.
Context: ...ip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench eleme...
(QB_NEW_EN)
[grammar] ~47-~47: There might be a mistake here.
Context: ...K Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checko...
(QB_NEW_EN)
[grammar] ~48-~48: There might be a mistake here.
Context: ... Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the ...
(QB_NEW_EN)
[grammar] ~49-~49: There might be a mistake here.
Context: ...- ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the Below ...
(QB_NEW_EN)
[grammar] ~52-~52: There might be a mistake here.
Context: ...e Below Video for before and after fix** {{< video src="/videos/Vivek_Gsoc25/Veri...
(QB_NEW_EN)
[grammar] ~55-~55: There might be a mistake here.
Context: ...d, some of them are displayed below : ** 
[grammar] ~64-~64: There might be a mistake here.
Context: ...issing bitwidth support in some elements - Inconsistent verilog logic - SR flip flo...
(QB_NEW_EN)
[grammar] ~65-~65: There might be a mistake here.
Context: ...me elements - Inconsistent verilog logic - SR flip flop wrong logic ### Yosys Upgr...
(QB_NEW_EN)
[style] ~68-~68: The word “Upgradation” is Indian English. Consider a term that is more suited for an international audience.
Context: ...c - SR flip flop wrong logic ### Yosys Upgradation and Migration Yosysdigitaljs-server cr...
(INDIAN_ENGLISH)
[grammar] ~70-~70: There might be a mistake here.
Context: ...hat allows users to convert Verilog code into circuits in the simulator. ![Yosys...
(QB_NEW_EN)
[grammar] ~75-~75: Ensure spelling is correct
Context: ...uitverse backend, docker file and other configuartion and minor changes from CircuitVerse. !...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~79-~79: There might be a mistake here.
Context: ...ysCV.png) The Yosys repo is now updated, folder structure updated & consistent w...
(QB_NEW_EN)
[grammar] ~83-~83: There might be a mistake here.
Context: ...uitVerse provides its users the feature of Verilog code editor. Which can be used ...
(QB_NEW_EN)
[grammar] ~93-~93: There might be a mistake here.
Context: ...or has the following features currently: - Syntax highlighting for Verilog - Smart ...
(QB_NEW_EN)
[grammar] ~94-~94: There might be a mistake here.
Context: ...ently: - Syntax highlighting for Verilog - Smart indentation - Line numbering - The...
(QB_NEW_EN)
[grammar] ~95-~95: There might be a mistake here.
Context: ...lighting for Verilog - Smart indentation - Line numbering - Theme customization (So...
(QB_NEW_EN)
[grammar] ~96-~96: There might be a mistake here.
Context: ...log - Smart indentation - Line numbering - Theme customization (Solarized, Monokai,...
(QB_NEW_EN)
[grammar] ~97-~97: There might be a mistake here.
Context: ...olarized, Monokai, Blackboard, and more) - Reset editor button But the UI/UX of th...
(QB_NEW_EN)
[style] ~100-~100: Consider using a synonym to be more concise.
Context: ...couraging for the users, also there are lots of features that can be added to it to mak...
(A_LOT_OF)
[style] ~100-~100: The wording of this phrase can be improved.
Context: ... of features that can be added to it to make it better. 
[grammar] ~104-~104: There might be a mistake here.
Context: ...e following things, which were proposed: - Improved indentation between code and li...
(QB_NEW_EN)
[grammar] ~105-~105: There might be a mistake here.
Context: ...umbering, between numbering and the edge - CTRL + S shortcut for the save button - ...
(QB_NEW_EN)
[grammar] ~106-~106: There might be a mistake here.
Context: ... - CTRL + S shortcut for the save button - Option to increase the font size - Displ...
(QB_NEW_EN)
[grammar] ~107-~107: There might be a mistake here.
Context: ...utton - Option to increase the font size - Displaying error message properly, maybe...
(QB_NEW_EN)
[grammar] ~108-~108: There might be a mistake here.
Context: ... experience to display the error message - Dark default theme in Vue-Simulator - Co...
(QB_NEW_EN)
[grammar] ~109-~109: There might be a mistake here.
Context: ...ge - Dark default theme in Vue-Simulator - Code completion - Code folding and brack...
(QB_NEW_EN)
[grammar] ~110-~110: There might be a mistake here.
Context: ...theme in Vue-Simulator - Code completion - Code folding and bracket matching ### V...
(QB_NEW_EN)
[style] ~119-~119: Three successive sentences begin with the same word. Consider rewording the sentence or use a thesaurus to find a synonym.
Context: ...r circuits ready, and then simulate it. This avoids confusion and helps users to per...
(ENGLISH_WORD_REPEAT_BEGINNING_RULE)
[grammar] ~130-~130: Ensure spelling is correct
Context: ...been to document the verilog feature in deatil with examples for the CircuitVerse user...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~150-~150: There might be a mistake here.
Context: ...- - Learned about VueJs and Simulation engine - Enhanced my Verilog knowledge and testbe...
(QB_NEW_EN)
[grammar] ~151-~151: There might be a mistake here.
Context: ...g knowledge and testbench writing skills - Learned about Yosys and TypeScript Migra...
(QB_NEW_EN)
[grammar] ~153-~153: There might be a mistake here.
Context: ...applied Object-Oriented coding practices - Enhanced and expanded my debugging skill...
(QB_NEW_EN)
[grammar] ~154-~154: There might be a mistake here.
Context: ...nhanced and expanded my debugging skills - Learned Docker and networking between co...
(QB_NEW_EN)
[grammar] ~161-~161: Ensure spelling is correct
Context: ...on things I don't know, and I learn it, exeriment with it and then implement it. It has t...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[style] ~161-~161: Consider using the more formal “until”.
Context: ...t. It has truly been a developers dream till now. My mentors and CircuitVerse commun...
(TILL)
[grammar] ~161-~161: There might be a mistake here.
Context: ...a developers dream till now. My mentors and CircuitVerse community have been very h...
(QB_NEW_EN)
[grammar] ~164-~164: Ensure spelling is correct
Context: ...ntributors for helping and mentoring me throught the journey.
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
🪛 markdownlint-cli2 (0.17.2)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
20-20: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
41-41: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
41-41: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
55-55: Spaces inside emphasis markers
(MD037, no-space-in-emphasis)
85-85: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
85-85: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
93-93: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
93-93: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
104-104: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
104-104: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
134-134: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
134-134: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
🔇 Additional comments (3)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (3)
100-103: Alt text and caption are fine; no action
68-75: Verify component/repo namingPlease confirm the correct name of the server (“yosysdigitaljs-server” vs “yosys2digitaljs”) and whether Marek Materzok’s project name is referenced accurately.
8-9: Assets check (images/videos exist and paths correct)Before merge, please verify these media paths resolve in the built site.
Also applies to: 52-58, 61-63, 73-79, 102-103, 116-123, 136-139
|
add video |
There was a problem hiding this comment.
Actionable comments posted: 6
♻️ Duplicate comments (7)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (7)
158-158: Heading level increment + remove colon-##### Documenting the Verilog Features: +#### Documenting the Verilog features
14-19: Rewrite section intro + fix typos (“Ciruit”), spacing, commas-### What is the Project about🖥 ---- - -> **[_Enhanced Verilog Support & Stability:_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m) -> The project works on the Verilog feature of CircuitVerse namely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on taking the verilog feature to production, adding verilog modules for the circuit elements and removing bugs in the feature. The project also introduces new features like Verilog terminal, play/pause button to the simulator, improves the UI/UX of the verilog code-editor, updates the yosys repo, fixes bug ,implements full screen view for tools window and documents the verilog feature.** +### What is the project about? 🖥 +--- +> **[_Enhanced Verilog Support & Stability_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m)** +> This project strengthens CircuitVerse’s Verilog features—Circuit→Verilog and Verilog→Circuit—by adding missing Verilog modules, fixing bugs, and improving stability. It also introduces a Verilog terminal, a simulator play/pause control, a refreshed code editor UI/UX, an upgraded Yosys backend, a resizable tools window, and thorough documentation.
39-41: Fix typos (“Simualtor”, “moduels”) and grammar; reduce repetition-CircuitVerse has the feature of generating Verilog code for the circuit designed in the Simualtor. The moduleVerilog() function is responsible for generating the verilog moduels for the Circuit element. Some of the circuit elements which are mentioned below don't have this module, this causes the calling of missing verilog functions. The goal of the first week was to add the verilog module for all the missing elements. +CircuitVerse can generate Verilog for circuits designed in the simulator. The `moduleVerilog()` function generates Verilog modules for circuit elements. Some elements (listed below) were missing these modules, causing calls to undefined Verilog functions. The first week focused on adding the missing Verilog modules.
41-41: Heading level + wording; remove colon-##### The Verilog Module for the following Circuit elements were added: +#### Verilog modules added
52-58: Module count mismatch (7 vs list of 8) + fix emphasis spacingAlso capitalize Verilog.
-**Checkout the Below Video for before and after fix** +**Check out the before/after video** {{< video src="/videos/Vivek_Gsoc25/VerilogModule.mp4" type="video/mp4" preload="auto" >}} -**In total 7 verilog modules were added, some of them are displayed below : ** +**In total, 8 Verilog modules were added; examples are shown below.**
143-146: Condense play/pause description; fix “timming” → “timing”-### Play/Pause Button to the Simulator -The play/pause button stops the whole simulation engine, clock, and any UI updates for the circuit elements. This results in a complete pause of the simulator, which allows the users to build their circuits and perform other functions while conserving the resources of the browser. This feature allows users to stop the continuous simulation of their circuits, first pause the simulation, get their circuits ready, and then simulate it. -This avoids confusion and helps users to perform other types of things like debugging, testbench, timming diagram and other functions in the simulator. +### Play/Pause button in the simulator +The play/pause button halts the simulation engine, clocks, and UI updates. Users can pause to build or debug circuits, conserve browser resources, then resume when ready. This supports workflows like debugging, testbenches, and timing diagrams.
152-157: Fix typos (“deatil”, “thier”) and tighten copy-### Verilog feature documentation - -As part of this project, one of the primary tasks has been to document the verilog feature in deatil with examples for the CircuitVerse users. I have created detailed documentation for both the Verilog feature with examples for the CircuitVerse users to experiment with it and use them. - -A special focus was also given to creating the documentation for the developers of the CircuitVerse so that they can easily setup the Verilog feature in thier local machine and develop it further. +### Verilog feature documentation + +As part of this project, I documented the Verilog feature in detail with examples for CircuitVerse users. + +I also created developer-focused docs to make local setup and further development straightforward.
🧹 Nitpick comments (16)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (16)
2-6: Front matter polish: add slug/tags; simplify titleHelps URLs, SEO, and consistency.
--- -title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report |Project 5|" +title: "Enhanced Verilog Support & Stability — GSoC 2025 Final Report (Project 5)" date: 2025-08-31T14:04:00+05:30 author: Vivek Kumar Ray type: post +slug: gsoc-2025-enhanced-verilog-support-and-stability +tags: ["GSoC 2025", "Verilog", "CircuitVerse", "Yosys", "Vue Simulator"] ---
10-13: Tighten greeting copyMinor grammar/style improvements.
-Hello Everyone😊, - -Welcome to my final blog for Google Summer of Code 2025 for the project **Enhanced Verilog Support & Stability** +Hello everyone! 😊 + +Welcome to my final Google Summer of Code 2025 report: **Enhanced Verilog Support & Stability**.
30-31: Tighten “Version confusion” text + fix typos (“verisons”)Improves clarity and grammar.
-CircuitVerse had implemented the versioning system to avoid merging big changes to the simulator directly. This resulted in the formation of V0/, V1/ and SRC/ folders in the vue-simulator. Currently the V0 folder is default source but it can be changed by altering the configuration files. My changes were made and merged into the V1/ folder. In future all these folders will be in sync and users can change between the verisons easily. +CircuitVerse introduced versioning to avoid merging large simulator changes directly, resulting in V0/, V1/, and SRC/ folders in the Vue simulator. Currently, V0 is the default source (configurable). My changes were merged into V1/. In the future, these folders will be kept in sync so users can switch versions easily.
33-36: Bullet phrasing + capitalizationConsistent voice and style.
-1. Circuit to Verilog - allows users to convert circuit to verilog code -2. Verilog to Circuit - allows users to convert verilog code to circuits +1. Circuit → Verilog — convert circuits to Verilog code +2. Verilog → Circuit — convert Verilog code to circuits
59-68: PR list completeness (missing MSB?) and link textMSB appears in the modules list but no MSB PR is linked. Use descriptive link text not “PR :”.
-##### Pull Requests - -- PR : [JK Flip Flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/591) -- PR : [SR Flip Flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/592) -- PR : [ALU](https://github.com/CircuitVerse/cv-frontend-vue/pull/593) -- PR : [D-Latch](https://github.com/CircuitVerse/cv-frontend-vue/pull/594) -- PR : [Force Gate](https://github.com/CircuitVerse/cv-frontend-vue/pull/609) -- PR : [LSB](https://github.com/CircuitVerse/cv-frontend-vue/pull/621) -- PR : [TestBench Element](https://github.com/CircuitVerse/cv-frontend-vue/pull/611) +#### Pull requests + +- [JK flip-flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/591) +- [SR flip-flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/592) +- [ALU](https://github.com/CircuitVerse/cv-frontend-vue/pull/593) +- [D-latch](https://github.com/CircuitVerse/cv-frontend-vue/pull/594) +- [Force gate](https://github.com/CircuitVerse/cv-frontend-vue/pull/609) +- [LSB](https://github.com/CircuitVerse/cv-frontend-vue/pull/621) +- [Testbench element](https://github.com/CircuitVerse/cv-frontend-vue/pull/611) +# Add MSB PR link here if applicable, or remove MSB from the modules list above.
69-77: Capitalize “Verilog”; minor tighteningConcise and consistent.
-- Wrong and incomplete verilog code for adder +- Wrong and incomplete Verilog for adder ... -- Inconsistent verilog logic +- Inconsistent Verilog logic -- SR flip flop wrong logic +- Incorrect SR flip-flop logic
78-82: Heading level increment + remove “PR :” styleAlign with MD001/MD026 and consistent style.
-##### Pull Requests +#### Pull requests - - PR : [DFF fix](https://github.com/CircuitVerse/cv-frontend-vue/pull/619) - - PR : [TFF fix](https://github.com/CircuitVerse/cv-frontend-vue/pull/620) - - PR : [Adder fix](https://github.com/CircuitVerse/cv-frontend-vue/pull/645) + - [DFF fix](https://github.com/CircuitVerse/cv-frontend-vue/pull/619) + - [TFF fix](https://github.com/CircuitVerse/cv-frontend-vue/pull/620) + - [Adder fix](https://github.com/CircuitVerse/cv-frontend-vue/pull/645)
96-99: Heading level + list styleConsistent with earlier changes.
-##### Pull Requests +#### Pull requests - - PR : [Yosys upgrade](https://github.com/CircuitVerse/yosys2digitaljs-server/pull/6) - - PR : [CI fix](https://github.com/CircuitVerse/yosys2digitaljs-server/pull/7) + - [Yosys upgrade](https://github.com/CircuitVerse/yosys2digitaljs-server/pull/6) + - [CI fix](https://github.com/CircuitVerse/yosys2digitaljs-server/pull/7)
104-110: Heading level + remove colon; minor copy-##### The goal of the Code Editor is to: +#### Goals of the code editor @@ -- and Parse the output and generate a visual circuit automatically +- Parse the output and generate a visual circuit automatically
112-118: Heading spacing; remove colon; capitalize-##### The code Editor has the following features currently: +#### Current editor features - Syntax highlighting for Verilog - Smart indentation - Line numbering - Theme customization (Solarized, Monokai, Blackboard, and more) - Reset editor button
119-130: Tighten copy; clarify feature bulletsAvoid “maybe a whole terminal experience” and keep to what’s implemented.
-But the UI/UX of the code editor is not particularly encouraging for the users, also there are lots of features that can be added to it to make it better. +The editor UI/UX needed improvements and several features were proposed. @@ -##### I have implemented the following things, which were proposed: +#### Implemented improvements @@ -- Displaying error message properly, maybe a whole terminal experience to display the error message +- Improved error display with a terminal-like panel
131-133: PR list heading styleAlign with others.
-##### Pull Requests +#### Pull requests
164-169: Use descriptive link text instead of “[Pr]”Improves accessibility and credibility.
-#### Pull Requests -- PR : [Pr](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) -- PR : [Pr](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) -- PR : [Pr](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438) +#### Pull requests +- [Verilog code editor improvements](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) +- [Docs: Verilog feature guide](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) +- [Docs: Developer setup](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438)
171-181: Minor terminology (“Vue.js”) and parallelismConsistency in learning bullets.
-- Learned about VueJs and Simulation engine +- Learned about Vue.js and the simulation engine @@ -- Learned about Yosys and TypeScript Migration +- Learned about Yosys and TypeScript migration
8-9: Accessibility: improve image/video alt text and captionsUse descriptive alt text and optional captions for screen readers.
- + @@ -{{< video src="/videos/Vivek_Gsoc25/VerilogModule.mp4" type="video/mp4" preload="auto" >}} +{{< video src="/videos/Vivek_Gsoc25/VerilogModule.mp4" type="video/mp4" preload="auto" caption="Before/after: Verilog modules generation" >}} @@ - + @@ - + @@ - +Also applies to: 52-54, 121-121, 139-139, 147-147
8-8: Address “add video” feedbackYou already have one video; consider adding a short 30–60s overview video after the intro summarizing all features.
Example placement:
Welcome to my final Google Summer of Code 2025 report: **Enhanced Verilog Support & Stability**. + +{{< video src="/videos/Vivek_Gsoc25/overview.mp4" type="video/mp4" preload="metadata" caption="Project overview: features and outcomes" >}}Want me to draft a script outline for the voiceover?
Also applies to: 52-54
📜 Review details
Configuration used: CodeRabbit UI
Review profile: CHILL
Plan: Pro
💡 Knowledge Base configuration:
- MCP integration is disabled by default for public repositories
- Jira integration is disabled by default for public repositories
- Linear integration is disabled by default for public repositories
You can enable these sources in your CodeRabbit configuration.
📒 Files selected for processing (1)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md(1 hunks)
🧰 Additional context used
🪛 LanguageTool
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
[grammar] ~10-~10: There might be a mistake here.
Context: ...2025/finalReport.png) Hello Everyone😊, Welcome to my final blog for Google Summ...
(QB_NEW_EN)
[grammar] ~17-~17: There might be a mistake here.
Context: ...gle.com/programs/2025/projects/9cZjeC5m) > The project works on the Verilog featu...
(QB_NEW_EN)
[grammar] ~18-~18: Ensure spelling is correct
Context: ...amely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~18-~18: There might be a mistake here.
Context: ...he project also introduces new features like Verilog terminal, play/pause button to ...
(QB_NEW_EN)
[grammar] ~18-~18: There might be a mistake here.
Context: ... fixes bug ,implements full screen view for tools window and documents the verilog ...
(QB_NEW_EN)
[grammar] ~20-~20: There might be a mistake here.
Context: ...that have been added and merged include: - Verilog modules for circuit elements - P...
(QB_NEW_EN)
[grammar] ~21-~21: There might be a mistake here.
Context: ...: - Verilog modules for circuit elements - Play/Pause button in the simulator - Imp...
(QB_NEW_EN)
[grammar] ~22-~22: There might be a mistake here.
Context: ...nts - Play/Pause button in the simulator - Improved UI/UX for code-editor - Verilog...
(QB_NEW_EN)
[grammar] ~23-~23: There might be a mistake here.
Context: ...mulator - Improved UI/UX for code-editor - Verilog terminal - Resizable & draggable...
(QB_NEW_EN)
[grammar] ~24-~24: There might be a mistake here.
Context: ...UI/UX for code-editor - Verilog terminal - Resizable & draggable view of tools wind...
(QB_NEW_EN)
[grammar] ~25-~25: There might be a mistake here.
Context: ...sizable & draggable view of tools window - Yosys Upgradation --- ### Version conf...
(QB_NEW_EN)
[style] ~26-~26: The word “Upgradation” is Indian English. Consider a term that is more suited for an international audience.
Context: ... draggable view of tools window - Yosys Upgradation --- ### Version confusion CircuitVers...
(INDIAN_ENGLISH)
[style] ~31-~31: The word ‘big’ tends to be overused. Consider an alternative.
Context: ... the versioning system to avoid merging big changes to the simulator directly. This resulte...
(BIG_DIFFERENCE)
[grammar] ~31-~31: There might be a mistake here.
Context: ... vue-simulator. Currently the V0 folder is default source but it can be changed by...
(QB_NEW_EN)
[grammar] ~31-~31: There might be a mistake here.
Context: ...re made and merged into the V1/ folder. In future all these folders will be in syn...
(QB_NEW_EN)
[grammar] ~31-~31: Ensure spelling is correct
Context: ...n sync and users can change between the verisons easily. ### The Verilog feature in Cir...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~33-~33: There might be a mistake here.
Context: ...Verilog feature in CircuitVerse includes 1. Circuit to Verilog - allows users to con...
(QB_NEW_EN)
[grammar] ~39-~39: Ensure spelling is correct
Context: ...og code for the circuit designed in the Simualtor. The moduleVerilog() function is respon...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~43-~43: There might be a mistake here.
Context: ...t elements were added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGat...
(QB_NEW_EN)
[grammar] ~44-~44: There might be a mistake here.
Context: ...added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB -...
(QB_NEW_EN)
[grammar] ~45-~45: There might be a mistake here.
Context: ... - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestB...
(QB_NEW_EN)
[grammar] ~46-~46: There might be a mistake here.
Context: ...ip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench eleme...
(QB_NEW_EN)
[grammar] ~47-~47: There might be a mistake here.
Context: ...K Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checko...
(QB_NEW_EN)
[grammar] ~48-~48: There might be a mistake here.
Context: ... Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the ...
(QB_NEW_EN)
[grammar] ~49-~49: There might be a mistake here.
Context: ...- ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the Below ...
(QB_NEW_EN)
[grammar] ~52-~52: There might be a mistake here.
Context: ...e Below Video for before and after fix** {{< video src="/videos/Vivek_Gsoc25/Veri...
(QB_NEW_EN)
[grammar] ~55-~55: There might be a mistake here.
Context: ...d, some of them are displayed below : ** 
[grammar] ~74-~74: There might be a mistake here.
Context: ...issing bitwidth support in some elements - Inconsistent verilog logic - SR flip flo...
(QB_NEW_EN)
[grammar] ~75-~75: There might be a mistake here.
Context: ...me elements - Inconsistent verilog logic - SR flip flop wrong logic ##### Pull Req...
(QB_NEW_EN)
[style] ~83-~83: The word “Upgradation” is Indian English. Consider a term that is more suited for an international audience.
Context: ...se/cv-frontend-vue/pull/645) ### Yosys Upgradation and Migration Yosysdigitaljs-server cr...
(INDIAN_ENGLISH)
[grammar] ~85-~85: There might be a mistake here.
Context: ...hat allows users to convert Verilog code into circuits in the simulator. ![Yosys...
(QB_NEW_EN)
[grammar] ~90-~90: Ensure spelling is correct
Context: ...uitverse backend, docker file and other configuartion and minor changes from CircuitVerse. !...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~94-~94: There might be a mistake here.
Context: ...ysCV.png) The Yosys repo is now updated, folder structure updated & consistent w...
(QB_NEW_EN)
[grammar] ~102-~102: There might be a mistake here.
Context: ...uitVerse provides its users the feature of Verilog code editor. Which can be used ...
(QB_NEW_EN)
[grammar] ~112-~112: There might be a mistake here.
Context: ...or has the following features currently: - Syntax highlighting for Verilog - Smart ...
(QB_NEW_EN)
[grammar] ~113-~113: There might be a mistake here.
Context: ...ently: - Syntax highlighting for Verilog - Smart indentation - Line numbering - The...
(QB_NEW_EN)
[grammar] ~114-~114: There might be a mistake here.
Context: ...lighting for Verilog - Smart indentation - Line numbering - Theme customization (So...
(QB_NEW_EN)
[grammar] ~115-~115: There might be a mistake here.
Context: ...log - Smart indentation - Line numbering - Theme customization (Solarized, Monokai,...
(QB_NEW_EN)
[grammar] ~116-~116: There might be a mistake here.
Context: ...olarized, Monokai, Blackboard, and more) - Reset editor button But the UI/UX of th...
(QB_NEW_EN)
[style] ~119-~119: Consider using a synonym to be more concise.
Context: ...couraging for the users, also there are lots of features that can be added to it to mak...
(A_LOT_OF)
[style] ~119-~119: The wording of this phrase can be improved.
Context: ... of features that can be added to it to make it better. 
[grammar] ~122-~122: There might be a mistake here.
Context: ...e following things, which were proposed: - Improved indentation between code and li...
(QB_NEW_EN)
[grammar] ~123-~123: There might be a mistake here.
Context: ...umbering, between numbering and the edge - CTRL + S shortcut for the save button - ...
(QB_NEW_EN)
[grammar] ~124-~124: There might be a mistake here.
Context: ... - CTRL + S shortcut for the save button - Option to increase the font size - Displ...
(QB_NEW_EN)
[grammar] ~125-~125: There might be a mistake here.
Context: ...utton - Option to increase the font size - Displaying error message properly, maybe...
(QB_NEW_EN)
[grammar] ~126-~126: There might be a mistake here.
Context: ... experience to display the error message - Dark default theme in Vue-Simulator - Co...
(QB_NEW_EN)
[grammar] ~127-~127: There might be a mistake here.
Context: ...ge - Dark default theme in Vue-Simulator - Code completion - Code folding and brack...
(QB_NEW_EN)
[grammar] ~128-~128: There might be a mistake here.
Context: ...theme in Vue-Simulator - Code completion - Code folding and bracket matching #####...
(QB_NEW_EN)
[grammar] ~134-~134: There might be a mistake here.
Context: ...tend-vue/pull/628) ### Verilog Terminal After the initial changes of font, line-...
(QB_NEW_EN)
[grammar] ~137-~137: Ensure spelling is correct
Context: ...s, and error logs. It also displays the synatx and other error messages sent from the ...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~137-~137: There might be a mistake here.
Context: ...ents can also be added to it, which can include terminal taking commands to save, reset...
(QB_NEW_EN)
[style] ~144-~144: Three successive sentences begin with the same word. Consider rewording the sentence or use a thesaurus to find a synonym.
Context: ...r circuits ready, and then simulate it. This avoids confusion and helps users to per...
(ENGLISH_WORD_REPEAT_BEGINNING_RULE)
[grammar] ~149-~149: There might be a mistake here.
Context: ...sizable & draggable view of tools window The tools section of the Simulator conta...
(QB_NEW_EN)
[grammar] ~150-~150: Ensure spelling is correct
Context: ...tor contains various tools, each having thier own window. In the vue-simulator the wi...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~150-~150: Ensure spelling is correct
Context: ...the tools are neither resizable and nor draggale which causes a lot fo trouble for the u...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~154-~154: Ensure spelling is correct
Context: ...been to document the verilog feature in deatil with examples for the CircuitVerse user...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~175-~175: There might be a mistake here.
Context: ...- - Learned about VueJs and Simulation engine - Enhanced my Verilog knowledge and testbe...
(QB_NEW_EN)
[grammar] ~176-~176: There might be a mistake here.
Context: ...g knowledge and testbench writing skills - Learned about Yosys and TypeScript Migra...
(QB_NEW_EN)
[grammar] ~178-~178: There might be a mistake here.
Context: ...applied Object-Oriented coding practices - Enhanced and expanded my debugging skill...
(QB_NEW_EN)
[grammar] ~179-~179: There might be a mistake here.
Context: ...nhanced and expanded my debugging skills - Learned Docker and networking between co...
(QB_NEW_EN)
[grammar] ~186-~186: Ensure spelling is correct
Context: ...on things I don't know, and I learn it, exeriment with it and then implement it. It has t...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[style] ~186-~186: Consider using the more formal “until”.
Context: ...t. It has truly been a developers dream till now. My mentors and CircuitVerse commun...
(TILL)
[grammar] ~186-~186: There might be a mistake here.
Context: ...a developers dream till now. My mentors and CircuitVerse community have been very h...
(QB_NEW_EN)
[grammar] ~189-~189: Ensure spelling is correct
Context: ...ntributors for helping and mentoring me throught the journey.
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
🪛 markdownlint-cli2 (0.17.2)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
20-20: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
41-41: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
41-41: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
55-55: Spaces inside emphasis markers
(MD037, no-space-in-emphasis)
78-78: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
96-96: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
104-104: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
104-104: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
112-112: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
112-112: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
122-122: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
122-122: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
158-158: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
158-158: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
🔇 Additional comments (1)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (1)
20-27: Avoid brittle numbers (“39 PRs”) and time-sensitive claimsFuture readers may see different counts; remove or generalize.
- Suggest removing the exact “39 PRs” count and phrases like “now updated” unless pinned to a date. Consider “As of Aug 31, 2025, …” if you must retain them. Would you like me to update with exact dates?
Also applies to: 83-96
There was a problem hiding this comment.
Actionable comments posted: 0
♻️ Duplicate comments (9)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (9)
20-27: Tighten heading; standardize list capitalization.Remove trailing colon per MD026; improve wording.
-### New features that have been added and merged include: +### New features merged - Verilog modules for circuit elements -- Play/Pause button in the simulator +- Play/pause button in the simulator -- Improved UI/UX for code editor +- Improved UI/UX for the code editor - Verilog terminal -- Resizable & draggable view of tools window +- Resizable & draggable tools window - Yosys Upgrade
41-50: Fix heading grammar; keep element naming consistent.Use plural “modules” and consistent capitalization; consider “Force Gate” vs “ForceGate” consistency.
-#### The Verilog Module for the following Circuit elements were added: +#### Verilog modules added @@ -- ForceGate +- Force GateAction: If “ForceGate” is the canonical component name in UI, use it consistently in both the list and PR link text.
100-111: Fix sentence fragment and flow.Merge fragment into a clear intro; keep CodeMirror mention.
-### Revamping the Verilog code editor and Verilog Terminal - -CircuitVerse provides its users the feature of Verilog code editor. Which can be used by the users to write verilog code and then convert them into circuits and further integrate them into their circuits on the simulator. +### Revamping the Verilog code editor and Verilog Terminal + +CircuitVerse includes a Verilog code editor that lets users write Verilog, convert it into circuits, and integrate the results into their simulator projects. @@ -The Code Editor is built using CodeMirror — a powerful and customizable browser-based code editor. +The code editor is built on CodeMirror, a powerful and customizable browser-based editor.
134-141: Verilog Terminal section: fix typos (“synatx”), casing, and tighten copy.Make concise; correct “YOSYS” → “Yosys”.
-### Verilog Terminal -After the initial changes of font, line-spacing, padding, and auto-bracket matching were implemented to the verilog code editor, there was a need to further improve the verilog code editor and align it with traditional code editors. To do this Verilog code editor terminal was introduced. - -The verilog terminal logs the process status, success messages, and error logs. It also displays the synatx and other error messages sent from the YOSYS server and displays it to the users, so that they can debug their Verilog Code easily. Further Enhancements can also be added to it, which can include terminal taking commands to save, reset and close the verilog editor and further enhancements. +### Verilog Terminal +After improving font, line spacing, padding, and auto‑bracket matching in the editor, we introduced a terminal to align with traditional code editors. + +The Verilog terminal logs process status, success messages, and errors. It also displays syntax and other messages from the Yosys server to help users debug quickly. Future enhancements may add commands to save, reset, or close the editor.
148-150: Fix typos (“thier”, “draggale”, “fo”); simplify.Keep heading consistent with earlier section.
-### Resizable & draggable view of tools window -The tools section of the Simulator contains various tools, each having thier own window. In the vue-simulator the windows of the tools are neither resizable and nor draggale which causes a lot fo trouble for the users, as they can neither change the size or drag it somewhere. These tools windows were made resizable and draggable allowing the users to do the both. +### Resizable & draggable tools window +The simulator’s tools each have their own window. Previously these windows were neither resizable nor draggable, making large designs difficult to manage. They are now both resizable and draggable.
151-157: Heading cleanup; consistency.Remove trailing colon; use sentence case.
-#### Documenting the Verilog Features: +#### Documenting the Verilog features
186-189: Polish conclusion and acknowledgments; fix typos (“exeriment”, “developers”, “throught”).Tight, grammatical closing.
-My journey so far has been exciting and amazing. Each week I stumble upon things I don't know, and I learn it, exeriment with it and then implement it. It has truly been a developers dream till now. My mentors and CircuitVerse community have been very helpful and inspirational in my little journey. Looking forward to contribute and learn more. +My journey has been exciting and rewarding. Each week I encountered new concepts, learned, experimented, and implemented them. It has truly been a developer’s dream. The mentors and the CircuitVerse community have been very helpful and inspiring. I look forward to contributing more and continuing to learn. @@ -[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and circuitverse contributors for helping and mentoring me throught the journey. +[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and CircuitVerse contributors for their guidance throughout the journey.
14-19: Rewrite intro heading + blockquote; fix typos and run-ons (duplicate of earlier feedback).Issues: “Ciruit”, spacing around commas, repeated “feature”, long sentence. Apply concise rewrite.
-### What is the Project about🖥 ---- -> **[_Enhanced Verilog Support & Stability:_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m) -> The project works on the Verilog feature of CircuitVerse namely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on taking the verilog feature to production, adding verilog modules for the circuit elements and removing bugs in the feature. The project also introduces new features like Verilog terminal, play/pause button to the simulator, improves the UI/UX of the verilog code-editor, updates the yosys repo, fixes bug ,implements full screen view for tools window and documents the verilog feature.** +### What is the project about? 🖥 +--- +> **[_Enhanced Verilog Support & Stability_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m)** +> This project strengthens CircuitVerse’s Verilog flows—Circuit→Verilog and Verilog→Circuit—by adding missing modules, fixing bugs, and improving stability. It also ships a Verilog terminal, play/pause control, an improved editor UI/UX, a Yosys upgrade, a resizable tools window, and comprehensive documentation.
83-96: Clarify Yosys section; correct names and typos; avoid brittle counts.Fix “Yosysdigitaljs-server”, “docker file”, “configuartion”, and phrasing.
-### Yosys upgrade and migration - -Yosysdigitaljs-server created by Marek Materzok is the technology behind the feature that allows users to convert Verilog code -into circuits in the simulator. +### Yosys upgrade and migration + +The yosys2digitaljs-server by Marek Materzok powers Verilog→Circuit conversion in the simulator. @@ -The Circuitverse Yosys forked repo is behind its parent by some 39 PRs, the parent repo had been migrated from js to ts and even the folder structure has been changed.These changes include the server file to receive the request from circuitverse backend, docker file and other configuartion and minor changes from CircuitVerse. +The CircuitVerse fork had fallen behind upstream, which migrated from JS to TypeScript and reorganized folders. We updated our fork to align with upstream, adjusted server endpoints used by the CircuitVerse backend, refreshed the Dockerfile, and applied required configuration changes. @@ -The Yosys repo is now updated, folder structure updated & consistent with its parent and migrated to ts. In the future any changes to its parent can be easily merged with much conflicts between the two. +The repo is now updated, folder structure aligned with upstream, and migrated to TypeScript. Future upstream changes should merge with fewer conflicts.
🧹 Nitpick comments (10)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (10)
30-31: Clean up “Version confusion” wording and typos.Fix grammar (“verisons”), clarity, and style.
-### Version confusion -CircuitVerse had implemented the versioning system to avoid merging big changes to the simulator directly. This resulted in the formation of V0/, V1/ and SRC/ folders in the vue-simulator. Currently the V0 folder is default source but it can be changed by altering the configuration files. My changes were made and merged into the V1/ folder. In future all these folders will be in sync and users can change between the verisons easily. +### Versioning +CircuitVerse uses versioned folders (V0/, V1/, SRC/) in the Vue simulator to avoid landing large changes directly. V0 is currently the default but can be switched via config. My changes were merged into V1/. In the future these folders will be kept in sync so users can switch versions easily.
52-56: Fix phrasing, capitalization, and spacing in emphasis.“Checkout”→“Check out”; “verilog”→“Verilog”; remove space before colon inside bold.
-**Checkout the Below Video for before and after fix** +**Check out the before/after video** @@ -**In total 8 verilog modules were added, some of them are displayed below : ** +**In total, 8 Verilog modules were added; some examples are shown below.**
59-68: Standardize PR list labels.Drop “PR :” noise; keep titles concise; ensure naming matches element list (“Force Gate” vs “ForceGate”).
-##### Pull Requests -- PR : [JK Flip Flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/591) -- PR : [SR Flip Flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/592) -- PR : [ALU](https://github.com/CircuitVerse/cv-frontend-vue/pull/593) -- PR : [D-Latch](https://github.com/CircuitVerse/cv-frontend-vue/pull/594) -- PR : [Force Gate](https://github.com/CircuitVerse/cv-frontend-vue/pull/609) -- PR : [LSB](https://github.com/CircuitVerse/cv-frontend-vue/pull/621) -- PR : [TestBench Element](https://github.com/CircuitVerse/cv-frontend-vue/pull/611) +##### Pull requests +- [JK flip-flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/591) +- [SR flip-flop](https://github.com/CircuitVerse/cv-frontend-vue/pull/592) +- [ALU](https://github.com/CircuitVerse/cv-frontend-vue/pull/593) +- [D‑latch](https://github.com/CircuitVerse/cv-frontend-vue/pull/594) +- [Force Gate](https://github.com/CircuitVerse/cv-frontend-vue/pull/609) +- [LSB](https://github.com/CircuitVerse/cv-frontend-vue/pull/621) +- [Testbench element](https://github.com/CircuitVerse/cv-frontend-vue/pull/611)
69-77: Capitalize “Verilog”; fix hyphenation.Minor polish for the bug list.
-### Bugs which were fixed in the Verilog Modules +### Bugs fixed in Verilog modules @@ -- Wrong and incomplete verilog code for adder +- Wrong and incomplete Verilog code for adder @@ -- Inconsistent verilog logic +- Inconsistent Verilog logic - - SR flip flop wrong logic + - SR flip-flop wrong logic
104-110: Remove trailing colon; fix bullet grammar.Start bullets with verbs; drop “and Parse”.
-#### The goal of the Code Editor is to: +#### Goals of the code editor @@ -- Enable writing and editing Verilog code inside CircuitVerse -- Send code to a backend (powered by Yosys, an open-source synthesis tool) -- and Parse the output and generate a visual circuit automatically +- Enable writing and editing Verilog inside CircuitVerse +- Send code to a backend (powered by Yosys) +- Parse the output to generate a visual circuit automatically
112-118: Heading punctuation and spacing; casing.Remove extra spaces and trailing colon; “code editor” casing.
-#### The code Editor has the following features currently: +#### Current editor features
122-130: Polish heading and a couple of items.Shorter heading; clarify error message item.
-#### I have implemented the following things, which were proposed: +#### Implemented improvements @@ -- Displaying error message properly, maybe a whole terminal experience to display the error message +- Improved error display with a terminal-like view
164-168: Make PR link texts descriptive.Avoid generic “Pr” labels.
-#### Pull Requests -- PR : [Pr](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) -- PR : [Pr](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) -- PR : [Pr](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438) +#### Pull requests +- [Verilog editor improvements (cv-frontend-vue #628)](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) +- [User documentation (#437)](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) +- [Developer documentation (#438)](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438)
174-179: Minor phrasing/casing in Learning list.“Vue.js”; “migration” lower-case; tighten.
-- Learned about VueJs and Simulation engine +- Learned about Vue.js and the simulation engine @@ -- Learned about Yosys and TypeScript Migration +- Learned about Yosys and TypeScript migration @@ -- Learned Docker and networking between containers +- Learned Docker and inter-container networking
52-54: Add the missing demo videos the author requested (“add video”).You already embedded one video at Line 53. Consider adding short demos for the updated editor/terminal and the play/pause control.
Example Hugo shortcodes:
+{{< video src="/videos/Vivek_Gsoc25/EditorTerminalDemo.mp4" type="video/mp4" preload="metadata" >}} +{{< video src="/videos/Vivek_Gsoc25/PlayPauseDemo.mp4" type="video/mp4" preload="metadata" >}}If assets aren’t available yet, add TODO notes with filenames so the site build doesn’t break.
Also applies to: 121-121, 139-141, 146-146
📜 Review details
Configuration used: CodeRabbit UI
Review profile: CHILL
Plan: Pro
💡 Knowledge Base configuration:
- MCP integration is disabled by default for public repositories
- Jira integration is disabled by default for public repositories
- Linear integration is disabled by default for public repositories
You can enable these sources in your CodeRabbit configuration.
📒 Files selected for processing (1)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md(1 hunks)
🧰 Additional context used
🪛 LanguageTool
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
[grammar] ~10-~10: There might be a mistake here.
Context: ...2025/finalReport.png) Hello Everyone😊, Welcome to my final blog for Google Summ...
(QB_NEW_EN)
[grammar] ~17-~17: There might be a mistake here.
Context: ...gle.com/programs/2025/projects/9cZjeC5m) > The project works on the Verilog featu...
(QB_NEW_EN)
[grammar] ~18-~18: Ensure spelling is correct
Context: ...amely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~18-~18: There might be a mistake here.
Context: ...he project also introduces new features like Verilog terminal, play/pause button to ...
(QB_NEW_EN)
[grammar] ~18-~18: There might be a mistake here.
Context: ... fixes bug ,implements full screen view for tools window and documents the verilog ...
(QB_NEW_EN)
[grammar] ~20-~20: There might be a mistake here.
Context: ...that have been added and merged include: - Verilog modules for circuit elements - P...
(QB_NEW_EN)
[grammar] ~21-~21: There might be a mistake here.
Context: ...: - Verilog modules for circuit elements - Play/Pause button in the simulator - Imp...
(QB_NEW_EN)
[grammar] ~22-~22: There might be a mistake here.
Context: ...nts - Play/Pause button in the simulator - Improved UI/UX for code editor - Verilog...
(QB_NEW_EN)
[grammar] ~23-~23: There might be a mistake here.
Context: ...mulator - Improved UI/UX for code editor - Verilog terminal - Resizable & draggable...
(QB_NEW_EN)
[grammar] ~24-~24: There might be a mistake here.
Context: ...UI/UX for code editor - Verilog terminal - Resizable & draggable view of tools wind...
(QB_NEW_EN)
[grammar] ~25-~25: There might be a mistake here.
Context: ...sizable & draggable view of tools window - Yosys Upgrade --- ### Version confusio...
(QB_NEW_EN)
[style] ~31-~31: The word ‘big’ tends to be overused. Consider an alternative.
Context: ... the versioning system to avoid merging big changes to the simulator directly. This resulte...
(BIG_DIFFERENCE)
[grammar] ~31-~31: There might be a mistake here.
Context: ... vue-simulator. Currently the V0 folder is default source but it can be changed by...
(QB_NEW_EN)
[grammar] ~31-~31: There might be a mistake here.
Context: ...re made and merged into the V1/ folder. In future all these folders will be in syn...
(QB_NEW_EN)
[grammar] ~31-~31: Ensure spelling is correct
Context: ...n sync and users can change between the verisons easily. ### The Verilog feature in Cir...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~33-~33: There might be a mistake here.
Context: ...Verilog feature in CircuitVerse includes 1. Circuit to Verilog - allows users to con...
(QB_NEW_EN)
[grammar] ~43-~43: There might be a mistake here.
Context: ...t elements were added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGat...
(QB_NEW_EN)
[grammar] ~44-~44: There might be a mistake here.
Context: ...added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB -...
(QB_NEW_EN)
[grammar] ~45-~45: There might be a mistake here.
Context: ... - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestB...
(QB_NEW_EN)
[grammar] ~46-~46: There might be a mistake here.
Context: ...ip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench eleme...
(QB_NEW_EN)
[grammar] ~47-~47: There might be a mistake here.
Context: ...K Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checko...
(QB_NEW_EN)
[grammar] ~48-~48: There might be a mistake here.
Context: ... Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the ...
(QB_NEW_EN)
[grammar] ~49-~49: There might be a mistake here.
Context: ...- ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the Below ...
(QB_NEW_EN)
[grammar] ~52-~52: There might be a mistake here.
Context: ...e Below Video for before and after fix** {{< video src="/videos/Vivek_Gsoc25/Veri...
(QB_NEW_EN)
[grammar] ~55-~55: There might be a mistake here.
Context: ...d, some of them are displayed below : ** 
[grammar] ~61-~61: There might be a mistake here.
Context: ...#### Pull Requests - PR : JK Flip Flop - PR : [SR Flip Flop](https://github.com/C...
(QB_NEW_EN)
[grammar] ~62-~62: There might be a mistake here.
Context: ...ntend-vue/pull/591) - PR : SR Flip Flop - PR : [ALU](https://github.com/CircuitVer...
(QB_NEW_EN)
[grammar] ~63-~63: There might be a mistake here.
Context: ...se/cv-frontend-vue/pull/592) - PR : ALU - PR : [D-Latch](https://github.com/Circui...
(QB_NEW_EN)
[grammar] ~64-~64: There might be a mistake here.
Context: ...v-frontend-vue/pull/593) - PR : D-Latch - PR : [Force Gate](https://github.com/Cir...
(QB_NEW_EN)
[grammar] ~65-~65: There might be a mistake here.
Context: ...rontend-vue/pull/594) - PR : Force Gate - PR : [LSB](https://github.com/CircuitVer...
(QB_NEW_EN)
[grammar] ~66-~66: There might be a mistake here.
Context: ...se/cv-frontend-vue/pull/609) - PR : LSB - PR : [TestBench Element](https://github....
(QB_NEW_EN)
[grammar] ~74-~74: There might be a mistake here.
Context: ...issing bitwidth support in some elements - Inconsistent verilog logic - SR flip flo...
(QB_NEW_EN)
[grammar] ~75-~75: There might be a mistake here.
Context: ...me elements - Inconsistent verilog logic - SR flip flop wrong logic ##### Pull Req...
(QB_NEW_EN)
[grammar] ~85-~85: There might be a mistake here.
Context: ...hat allows users to convert Verilog code into circuits in the simulator. ![Yosys...
(QB_NEW_EN)
[grammar] ~90-~90: Ensure spelling is correct
Context: ...uitverse backend, docker file and other configuartion and minor changes from CircuitVerse. !...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~94-~94: There might be a mistake here.
Context: ...ysCV.png) The Yosys repo is now updated, folder structure updated & consistent w...
(QB_NEW_EN)
[grammar] ~102-~102: There might be a mistake here.
Context: ...uitVerse provides its users the feature of Verilog code editor. Which can be used ...
(QB_NEW_EN)
[grammar] ~112-~112: There might be a mistake here.
Context: ...or has the following features currently: - Syntax highlighting for Verilog - Smart ...
(QB_NEW_EN)
[grammar] ~113-~113: There might be a mistake here.
Context: ...ently: - Syntax highlighting for Verilog - Smart indentation - Line numbering - The...
(QB_NEW_EN)
[grammar] ~114-~114: There might be a mistake here.
Context: ...lighting for Verilog - Smart indentation - Line numbering - Theme customization (So...
(QB_NEW_EN)
[grammar] ~115-~115: There might be a mistake here.
Context: ...log - Smart indentation - Line numbering - Theme customization (Solarized, Monokai,...
(QB_NEW_EN)
[grammar] ~116-~116: There might be a mistake here.
Context: ...olarized, Monokai, Blackboard, and more) - Reset editor button But the UI/UX of th...
(QB_NEW_EN)
[style] ~119-~119: Consider using a synonym to be more concise.
Context: ...couraging for the users, also there are lots of features that can be added to it to mak...
(A_LOT_OF)
[style] ~119-~119: The wording of this phrase can be improved.
Context: ... of features that can be added to it to make it better. 
[grammar] ~122-~122: There might be a mistake here.
Context: ...e following things, which were proposed: - Improved indentation between code and li...
(QB_NEW_EN)
[grammar] ~123-~123: There might be a mistake here.
Context: ...umbering, between numbering and the edge - CTRL + S shortcut for the save button - ...
(QB_NEW_EN)
[grammar] ~124-~124: There might be a mistake here.
Context: ... - CTRL + S shortcut for the save button - Option to increase the font size - Displ...
(QB_NEW_EN)
[grammar] ~125-~125: There might be a mistake here.
Context: ...utton - Option to increase the font size - Displaying error message properly, maybe...
(QB_NEW_EN)
[grammar] ~126-~126: There might be a mistake here.
Context: ... experience to display the error message - Dark default theme in Vue-Simulator - Co...
(QB_NEW_EN)
[grammar] ~127-~127: There might be a mistake here.
Context: ...ge - Dark default theme in Vue-Simulator - Code completion - Code folding and brack...
(QB_NEW_EN)
[grammar] ~128-~128: There might be a mistake here.
Context: ...theme in Vue-Simulator - Code completion - Code folding and bracket matching #####...
(QB_NEW_EN)
[grammar] ~134-~134: There might be a mistake here.
Context: ...tend-vue/pull/628) ### Verilog Terminal After the initial changes of font, line-...
(QB_NEW_EN)
[grammar] ~137-~137: Ensure spelling is correct
Context: ...s, and error logs. It also displays the synatx and other error messages sent from the ...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~137-~137: There might be a mistake here.
Context: ...ents can also be added to it, which can include terminal taking commands to save, reset...
(QB_NEW_EN)
[grammar] ~148-~148: There might be a mistake here.
Context: ...### Resizable & draggable view of tools window The tools section of the Simulator conta...
(QB_NEW_EN)
[grammar] ~149-~149: Ensure spelling is correct
Context: ...tor contains various tools, each having thier own window. In the vue-simulator the wi...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~149-~149: Ensure spelling is correct
Context: ...the tools are neither resizable and nor draggale which causes a lot fo trouble for the u...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~174-~174: There might be a mistake here.
Context: ...- - Learned about VueJs and Simulation engine - Enhanced my Verilog knowledge and testbe...
(QB_NEW_EN)
[grammar] ~175-~175: There might be a mistake here.
Context: ...g knowledge and testbench writing skills - Learned about Yosys and TypeScript Migra...
(QB_NEW_EN)
[grammar] ~177-~177: There might be a mistake here.
Context: ...applied Object-Oriented coding practices - Enhanced and expanded my debugging skill...
(QB_NEW_EN)
[grammar] ~178-~178: There might be a mistake here.
Context: ...nhanced and expanded my debugging skills - Learned Docker and networking between co...
(QB_NEW_EN)
[grammar] ~179-~179: There might be a mistake here.
Context: ...Docker and networking between containers - Improved my coding knowledge ## Conclus...
(QB_NEW_EN)
[style] ~180-~180: Try replacing commonly used words with synonyms to make your writing more engaging.
Context: ...ker and networking between containers - Improved my coding knowledge ## Conclusion ---...
(IMPROVE_STRENGTHEN)
[grammar] ~186-~186: Ensure spelling is correct
Context: ...on things I don't know, and I learn it, exeriment with it and then implement it. It has t...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[style] ~186-~186: Consider using the more formal “until”.
Context: ...t. It has truly been a developers dream till now. My mentors and CircuitVerse commun...
(TILL)
[grammar] ~186-~186: There might be a mistake here.
Context: ...a developers dream till now. My mentors and CircuitVerse community have been very h...
(QB_NEW_EN)
[grammar] ~189-~189: Ensure spelling is correct
Context: ...ntributors for helping and mentoring me throught the journey.
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
🪛 markdownlint-cli2 (0.17.2)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
20-20: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
41-41: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
55-55: Spaces inside emphasis markers
(MD037, no-space-in-emphasis)
78-78: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
96-96: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
104-104: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
112-112: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
112-112: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
122-122: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
122-122: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
157-157: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
There was a problem hiding this comment.
Actionable comments posted: 0
♻️ Duplicate comments (3)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (3)
14-19: Rewrite intro blockquote; fix typos (“Ciruit”), spacing, run-ons.Same as a prior suggestion; applying here for completeness.
-### What is the Project about🖥 +### What is the project about? 🖥 --- -> **[_Enhanced Verilog Support & Stability:_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m) -> The project works on the Verilog feature of CircuitVerse namely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on taking the verilog feature to production, adding verilog modules for the circuit elements and removing bugs in the feature. The project also introduces new features like Verilog terminal, play/pause button to the simulator, improves the UI/UX of the verilog code-editor, updates the yosys repo, fixes bug ,implements full screen view for tools window and documents the verilog feature.** +> **[_Enhanced Verilog Support & Stability_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m)** +> This project strengthens CircuitVerse’s Verilog features—Circuit→Verilog and Verilog→Circuit—by adding missing modules, fixing bugs, and improving stability. It also introduces a Verilog terminal, a simulator play/pause control, a refreshed code editor UI/UX, an upgraded Yosys backend, a resizable tools window, and documentation.
153-155: Fix typos (“thier”, “draggale”, “fo”) and clarity.Same as earlier feedback; applying here.
-### Resizable & draggable view of tools window -The tools section of the Simulator contains various tools, each having thier own window. In the vue-simulator the windows of the tools are neither resizable and nor draggale which causes a lot fo trouble for the users, as they can neither change the size or drag it somewhere. These tools windows were made resizable and draggable allowing the users to do the both. +### Resizable & draggable tools window +The simulator’s tools each have their own window. Previously these windows were neither resizable nor draggable, which made large designs difficult to manage. They are now both resizable and draggable.
88-97: Fix project name (“yosys2digitaljs-server”), typos, and wording.-Yosysdigitaljs-server created by Marek Materzok is the technology behind the feature that allows users to convert Verilog code -into circuits in the simulator. +The yosys2digitaljs-server by Marek Materzok powers Verilog→Circuit conversion in the simulator. @@ -The Circuitverse Yosys forked repo is behind its parent by some 39 PRs, the parent repo had been migrated from js to ts and even the folder structure has been changed.These changes include the server file to receive the request from circuitverse backend, docker file and other configuartion and minor changes from CircuitVerse. +The CircuitVerse fork had fallen behind upstream, which migrated from JavaScript to TypeScript and reorganized folders. We aligned our fork with upstream, updated server endpoints used by the CircuitVerse backend, refreshed the Dockerfile, and applied required configuration changes. @@ -The Yosys repo is now updated, folder structure updated & consistent with its parent and migrated to ts. In the future any changes to its parent can be easily merged with much conflicts between the two. +The repo is now updated, aligned with upstream, and migrated to TypeScript. Future upstream changes can be merged with fewer conflicts.
🧹 Nitpick comments (21)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (21)
2-6: Front matter polish (title casing and separators).Avoid pipes in titles and tighten phrasing.
-title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report |Project 5|" +title: "Enhanced Verilog Support & Stability — GSoC 2025 Final Report (Project 5)"
20-27: Heading punctuation + list consistency.Remove trailing colon; unify phrasing/capitalization.
-### New features that have been added and merged include: +### New features merged - Verilog modules for circuit elements - Play/Pause button in the simulator -- Improved UI/UX for code editor +- Improved UI/UX for the code editor - Verilog terminal -- Resizable & draggable view of tools window -- Yosys Upgrade +- Resizable & draggable tools window +- Yosys upgrade
30-32: Embed the video with Hugo shortcode instead of a raw link.Also meets the “add video” ask. Replace with YouTube shortcode.
-[Video demonstration of my work can be found on this link](https://www.youtube.com/embed/6wrr2ERPNHs) +{{< youtube 6wrr2ERPNHs >}}
33-35: Fix grammar and spelling (“verisons”), clarify versioning.-### Version confusion -CircuitVerse had implemented the versioning system to avoid merging big changes to the simulator directly. This resulted in the formation of V0/, V1/ and SRC/ folders in the vue-simulator. Currently the V0 folder is default source but it can be changed by altering the configuration files. My changes were made and merged into the V1/ folder. In future all these folders will be in sync and users can change between the verisons easily. +### Versioning +CircuitVerse uses versioned folders (V0/, V1/, SRC/) in the Vue simulator to stage larger changes. V0 is currently the default but can be switched via configuration. My work was merged into V1/. In the future these folders will be kept in sync so users can switch versions easily.
40-54: Heading colon; pluralization; module names consistency.-### Adding the Verilog Modules for Circuit Elements +### Adding Verilog modules for circuit elements @@ -#### The Verilog Module for the following Circuit elements were added: +#### Verilog modules added - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB -- TestBench element +- Testbench element
55-61: Grammar, emphasis spacing, capitalization.-**Checkout the Below Video for before and after fix** +**Check out the before/after video** @@ -**In total 8 verilog modules were added, some of them are displayed below : ** +**In total, 8 Verilog modules were added; examples are shown below.**
62-71: Use H4 for “Pull requests”; minor label cleanup.-##### Pull Requests +#### Pull requests @@ -- PR : [Force Gate](https://github.com/CircuitVerse/cv-frontend-vue/pull/609) +- PR : [ForceGate](https://github.com/CircuitVerse/cv-frontend-vue/pull/609)
72-80: Lowercase “verilog” → “Verilog”; tighten bullets.-### Bugs which were fixed in the Verilog Modules +### Bug fixes in Verilog modules @@ -- Wrong and incomplete verilog code for adder +- Wrong/incomplete Verilog for adder @@ -- Inconsistent verilog logic +- Inconsistent Verilog logic - - SR flip flop wrong logic + - SR flip-flop logic fix
81-85: H4 for consistency.-##### Pull Requests +#### Pull requests
99-102: H4 for “Pull requests”.-##### Pull Requests +#### Pull requests
103-114: Fix fragment and improve flow.-### Revamping the Verilog code editor and Verilog Terminal - -CircuitVerse provides its users the feature of Verilog code editor. Which can be used by the users to write verilog code and then convert them into circuits and further integrate them into their circuits on the simulator. +### Revamping the Verilog code editor and Verilog Terminal + +CircuitVerse includes a Verilog editor that lets users write Verilog, convert it into circuits, and integrate the results into simulator projects. @@ -#### The goal of the Code Editor is to: +#### Goals of the code editor @@ -- and Parse the output and generate a visual circuit automatically +- Parse the output and generate a visual circuit automatically
115-121: Heading spacing/punctuation; minor casing.-#### The code Editor has the following features currently: +#### Current editor features @@ -- Reset editor button +- Reset button
122-133: Concise lead-in + parallel bullet phrasing.-But the UI/UX of the code editor is not particularly encouraging for the users, also there are lots of features that can be added to it to make it better. +The editor UX still had room to improve, so I implemented the following: @@ -#### I have implemented the following things, which were proposed: +#### Implemented improvements @@ -- Displaying error message properly, maybe a whole terminal experience to display the error message +- Improved error display with a terminal-like view @@ -- Code folding and bracket matching +- Code folding and bracket matching
134-136: H4 for “Pull requests”.-##### Pull Requests +#### Pull requests
137-146: Terminal section: tighten and fix “synatx”, “YOSYS”.-After the initial changes of font, line-spacing, padding, and auto-bracket matching were implemented to the verilog code editor, there was a need to further improve the verilog code editor and align it with traditional code editors. To do this Verilog code editor terminal was introduced. +After improving font, line spacing, padding, and auto‑bracket matching in the Verilog editor, we added a terminal to align with traditional code editors. @@ -The verilog terminal logs the process status, success messages, and error logs. It also displays the synatx and other error messages sent from the YOSYS server and displays it to the users, so that they can debug their Verilog Code easily. Further Enhancements can also be added to it, which can include terminal taking commands to save, reset and close the verilog editor and further enhancements. +The Verilog terminal logs process status, success messages, and errors. It also shows syntax and other messages from the Yosys server to help users debug. Future enhancements could include commands to save, reset, and close the editor. @@ -- PR : [Verilog Code editor](https://github.com/CircuitVerse/cv-frontend-vue/pull/640) +- PR : [Verilog terminal](https://github.com/CircuitVerse/cv-frontend-vue/pull/640)
148-151: Heading grammar (“in” not “to”).-### Play/Pause Button to the Simulator +### Play/Pause button in the simulator
156-167: Heading colon; consistency.-### Verilog feature documentation +### Verilog feature documentation @@ -#### Documenting the Verilog features: +#### Documenting the Verilog features
169-173: Make PR labels descriptive.-#### Pull Requests -- PR : [Pr](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) -- PR : [Pr](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) -- PR : [Pr](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438) +#### Pull requests +- PR : [Verilog code editor](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) +- PR : [User docs – Verilog feature](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) +- PR : [Developer docs – setup](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438)
179-185: Minor polishing (“VueJs”, phrasing).-- Learned about VueJs and Simulation engine +- Learned about Vue.js and the simulation engine @@ -- Learned and applied Object-Oriented coding practices +- Learned and applied object-oriented coding practices @@ -- Improved my coding knowledge +- Improved my coding skills
191-195: Fix typos and tone in the conclusion (“exeriment”, “developers dream”, “throught”).-My journey so far has been exciting and amazing. Each week I stumble upon things I don't know, and I learn it, exeriment with it and then implement it. It has truly been a developers dream till now. My mentors and CircuitVerse community have been very helpful and inspirational in my little journey. Looking forward to contribute and learn more. +My journey has been exciting and rewarding. Each week I encountered new concepts, learned, experimented, and implemented them. It has truly been a developer’s dream. The mentors and the CircuitVerse community have been very helpful and inspiring. I look forward to contributing more and continuing to learn. @@ -[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and circuitverse contributors for helping and mentoring me throught the journey. +[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and CircuitVerse contributors for their guidance throughout the journey.
10-13: Tone/casing nit: greeting.-Hello Everyone😊, +Hello everyone 😊,
📜 Review details
Configuration used: CodeRabbit UI
Review profile: CHILL
Plan: Pro
💡 Knowledge Base configuration:
- MCP integration is disabled by default for public repositories
- Jira integration is disabled by default for public repositories
- Linear integration is disabled by default for public repositories
You can enable these sources in your CodeRabbit configuration.
📒 Files selected for processing (1)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md(1 hunks)
🧰 Additional context used
🪛 LanguageTool
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
[grammar] ~10-~10: There might be a mistake here.
Context: ...2025/finalReport.png) Hello Everyone😊, Welcome to my final blog for Google Summ...
(QB_NEW_EN)
[grammar] ~17-~17: There might be a mistake here.
Context: ...gle.com/programs/2025/projects/9cZjeC5m) > The project works on the Verilog featu...
(QB_NEW_EN)
[grammar] ~18-~18: Ensure spelling is correct
Context: ...amely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~18-~18: There might be a mistake here.
Context: ...he project also introduces new features like Verilog terminal, play/pause button to ...
(QB_NEW_EN)
[grammar] ~18-~18: There might be a mistake here.
Context: ... fixes bug ,implements full screen view for tools window and documents the verilog ...
(QB_NEW_EN)
[grammar] ~20-~20: There might be a mistake here.
Context: ...that have been added and merged include: - Verilog modules for circuit elements - P...
(QB_NEW_EN)
[grammar] ~21-~21: There might be a mistake here.
Context: ...: - Verilog modules for circuit elements - Play/Pause button in the simulator - Imp...
(QB_NEW_EN)
[grammar] ~22-~22: There might be a mistake here.
Context: ...nts - Play/Pause button in the simulator - Improved UI/UX for code editor - Verilog...
(QB_NEW_EN)
[grammar] ~23-~23: There might be a mistake here.
Context: ...mulator - Improved UI/UX for code editor - Verilog terminal - Resizable & draggable...
(QB_NEW_EN)
[grammar] ~24-~24: There might be a mistake here.
Context: ...UI/UX for code editor - Verilog terminal - Resizable & draggable view of tools wind...
(QB_NEW_EN)
[grammar] ~25-~25: There might be a mistake here.
Context: ...sizable & draggable view of tools window - Yosys Upgrade --- [Video demonstration...
(QB_NEW_EN)
[style] ~34-~34: The word ‘big’ tends to be overused. Consider an alternative.
Context: ... the versioning system to avoid merging big changes to the simulator directly. This resulte...
(BIG_DIFFERENCE)
[grammar] ~34-~34: There might be a mistake here.
Context: ... vue-simulator. Currently the V0 folder is default source but it can be changed by...
(QB_NEW_EN)
[grammar] ~34-~34: There might be a mistake here.
Context: ...re made and merged into the V1/ folder. In future all these folders will be in syn...
(QB_NEW_EN)
[grammar] ~34-~34: Ensure spelling is correct
Context: ...n sync and users can change between the verisons easily. ### The Verilog feature in Cir...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~36-~36: There might be a mistake here.
Context: ...Verilog feature in CircuitVerse includes 1. Circuit to Verilog - allows users to con...
(QB_NEW_EN)
[grammar] ~46-~46: There might be a mistake here.
Context: ...t elements were added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGat...
(QB_NEW_EN)
[grammar] ~47-~47: There might be a mistake here.
Context: ...added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB -...
(QB_NEW_EN)
[grammar] ~48-~48: There might be a mistake here.
Context: ... - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestB...
(QB_NEW_EN)
[grammar] ~49-~49: There might be a mistake here.
Context: ...ip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench eleme...
(QB_NEW_EN)
[grammar] ~50-~50: There might be a mistake here.
Context: ...K Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checko...
(QB_NEW_EN)
[grammar] ~51-~51: There might be a mistake here.
Context: ... Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the ...
(QB_NEW_EN)
[grammar] ~52-~52: There might be a mistake here.
Context: ...- ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the Below ...
(QB_NEW_EN)
[grammar] ~55-~55: There might be a mistake here.
Context: ...e Below Video for before and after fix** {{< video src="/videos/Vivek_Gsoc25/Veri...
(QB_NEW_EN)
[grammar] ~58-~58: There might be a mistake here.
Context: ...d, some of them are displayed below : ** 
[grammar] ~77-~77: There might be a mistake here.
Context: ...issing bitwidth support in some elements - Inconsistent verilog logic - SR flip flo...
(QB_NEW_EN)
[grammar] ~78-~78: There might be a mistake here.
Context: ...me elements - Inconsistent verilog logic - SR flip flop wrong logic ##### Pull Req...
(QB_NEW_EN)
[grammar] ~88-~88: There might be a mistake here.
Context: ...hat allows users to convert Verilog code into circuits in the simulator. ![Yosys...
(QB_NEW_EN)
[grammar] ~93-~93: Ensure spelling is correct
Context: ...uitverse backend, docker file and other configuartion and minor changes from CircuitVerse. !...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~97-~97: There might be a mistake here.
Context: ...ysCV.png) The Yosys repo is now updated, folder structure updated & consistent w...
(QB_NEW_EN)
[grammar] ~105-~105: There might be a mistake here.
Context: ...uitVerse provides its users the feature of Verilog code editor. Which can be used ...
(QB_NEW_EN)
[grammar] ~115-~115: There might be a mistake here.
Context: ...or has the following features currently: - Syntax highlighting for Verilog - Smart ...
(QB_NEW_EN)
[grammar] ~116-~116: There might be a mistake here.
Context: ...ently: - Syntax highlighting for Verilog - Smart indentation - Line numbering - The...
(QB_NEW_EN)
[grammar] ~117-~117: There might be a mistake here.
Context: ...lighting for Verilog - Smart indentation - Line numbering - Theme customization (So...
(QB_NEW_EN)
[grammar] ~118-~118: There might be a mistake here.
Context: ...log - Smart indentation - Line numbering - Theme customization (Solarized, Monokai,...
(QB_NEW_EN)
[grammar] ~119-~119: There might be a mistake here.
Context: ...olarized, Monokai, Blackboard, and more) - Reset editor button But the UI/UX of th...
(QB_NEW_EN)
[style] ~122-~122: Consider using a synonym to be more concise.
Context: ...couraging for the users, also there are lots of features that can be added to it to mak...
(A_LOT_OF)
[style] ~122-~122: The wording of this phrase can be improved.
Context: ... of features that can be added to it to make it better. 
[grammar] ~125-~125: There might be a mistake here.
Context: ...e following things, which were proposed: - Improved indentation between code and li...
(QB_NEW_EN)
[grammar] ~126-~126: There might be a mistake here.
Context: ...umbering, between numbering and the edge - CTRL + S shortcut for the save button - ...
(QB_NEW_EN)
[grammar] ~127-~127: There might be a mistake here.
Context: ... - CTRL + S shortcut for the save button - Option to increase the font size - Displ...
(QB_NEW_EN)
[grammar] ~128-~128: There might be a mistake here.
Context: ...utton - Option to increase the font size - Displaying error message properly, maybe...
(QB_NEW_EN)
[grammar] ~129-~129: There might be a mistake here.
Context: ... experience to display the error message - Dark default theme in Vue-Simulator - Co...
(QB_NEW_EN)
[grammar] ~130-~130: There might be a mistake here.
Context: ...ge - Dark default theme in Vue-Simulator - Code completion - Code folding and brack...
(QB_NEW_EN)
[grammar] ~131-~131: There might be a mistake here.
Context: ...theme in Vue-Simulator - Code completion - Code folding and bracket matching #####...
(QB_NEW_EN)
[grammar] ~137-~137: There might be a mistake here.
Context: ...tend-vue/pull/628) ### Verilog Terminal After the initial changes of font, line-...
(QB_NEW_EN)
[grammar] ~142-~142: Ensure spelling is correct
Context: ...s, and error logs. It also displays the synatx and other error messages sent from the ...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~142-~142: There might be a mistake here.
Context: ...ents can also be added to it, which can include terminal taking commands to save, reset...
(QB_NEW_EN)
[grammar] ~153-~153: There might be a mistake here.
Context: ...### Resizable & draggable view of tools window The tools section of the Simulator conta...
(QB_NEW_EN)
[grammar] ~154-~154: Ensure spelling is correct
Context: ...tor contains various tools, each having thier own window. In the vue-simulator the wi...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~154-~154: Ensure spelling is correct
Context: ...the tools are neither resizable and nor draggale which causes a lot fo trouble for the u...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~179-~179: There might be a mistake here.
Context: ...- - Learned about VueJs and Simulation engine - Enhanced my Verilog knowledge and testbe...
(QB_NEW_EN)
[grammar] ~180-~180: There might be a mistake here.
Context: ...g knowledge and testbench writing skills - Learned about Yosys and TypeScript Migra...
(QB_NEW_EN)
[grammar] ~182-~182: There might be a mistake here.
Context: ...applied Object-Oriented coding practices - Enhanced and expanded my debugging skill...
(QB_NEW_EN)
[grammar] ~183-~183: There might be a mistake here.
Context: ...nhanced and expanded my debugging skills - Learned Docker and networking between co...
(QB_NEW_EN)
[grammar] ~184-~184: There might be a mistake here.
Context: ...Docker and networking between containers - Improved my coding knowledge ## Conclus...
(QB_NEW_EN)
[style] ~185-~185: Try replacing commonly used words with synonyms to make your writing more engaging.
Context: ...ker and networking between containers - Improved my coding knowledge ## Conclusion ---...
(IMPROVE_STRENGTHEN)
[grammar] ~191-~191: Ensure spelling is correct
Context: ...on things I don't know, and I learn it, exeriment with it and then implement it. It has t...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[style] ~191-~191: Consider using the more formal “until”.
Context: ...t. It has truly been a developers dream till now. My mentors and CircuitVerse commun...
(TILL)
[grammar] ~191-~191: There might be a mistake here.
Context: ...a developers dream till now. My mentors and CircuitVerse community have been very h...
(QB_NEW_EN)
[grammar] ~194-~194: Ensure spelling is correct
Context: ...ntributors for helping and mentoring me throught the journey.
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
🪛 markdownlint-cli2 (0.17.2)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
20-20: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
44-44: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
58-58: Spaces inside emphasis markers
(MD037, no-space-in-emphasis)
81-81: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
99-99: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
107-107: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
115-115: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
115-115: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
125-125: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
125-125: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
162-162: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
There was a problem hiding this comment.
Actionable comments posted: 3
♻️ Duplicate comments (4)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (4)
192-196: Fix typos and polish conclusion/acknowledgments.Corrects “exeriment/developers dream/throught” and improves tone.
-My journey so far has been exciting and amazing. Each week I stumble upon things I don't know, and I learn it, exeriment with it and then implement it. It has truly been a developers dream till now. My mentors and CircuitVerse community have been very helpful and inspirational in my little journey. Looking forward to contribute and learn more. +My journey has been exciting and rewarding. Each week I encountered new concepts, learned, experimented, and implemented them. It has truly been a developer’s dream. The mentors and the CircuitVerse community have been very helpful and inspiring. I look forward to contributing more and continuing to learn. @@ -[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and circuitverse contributors for helping and mentoring me throught the journey. +[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and CircuitVerse contributors for their guidance throughout the journey.
87-99: Yosys section: fix product name, typos, and brittle wording.Removes “39 PRs” fragility; fixes “Dockerfile”, “configuration”, JS/TS terms.
-### Yosys upgrade and migration +### Yosys upgrade and migration @@ -Yosysdigitaljs-server created by Marek Materzok is the technology behind the feature that allows users to convert Verilog code -into circuits in the simulator. +The yosys2digitaljs-server by Marek Materzok powers Verilog→Circuit conversion in the simulator. @@ -The Circuitverse Yosys forked repo is behind its parent by some 39 PRs, the parent repo had been migrated from js to ts and even the folder structure has been changed.These changes include the server file to receive the request from circuitverse backend, docker file and other configuartion and minor changes from CircuitVerse. +The CircuitVerse fork had fallen behind upstream, which migrated from JavaScript to TypeScript and reorganized folders. We updated our fork to align with upstream, adjusted server endpoints used by the CircuitVerse backend, refreshed the Dockerfile, and applied configuration and minor fixes. @@ -The Yosys repo is now updated, folder structure updated & consistent with its parent and migrated to ts. In the future any changes to its parent can be easily merged with much conflicts between the two. +The repo is now updated, folder structure aligned with upstream, and migrated to TypeScript. Future upstream changes should merge with fewer conflicts.
14-19: Fix intro heading + blockquote (typos, grammar, clarity).Cleans “Ciruit”, spacing, run-ons; improves readability.
-### What is the Project about🖥 +### What is the project about? 🖥 --- -> **[_Enhanced Verilog Support & Stability:_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m) -> The project works on the Verilog feature of CircuitVerse namely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on taking the verilog feature to production, adding verilog modules for the circuit elements and removing bugs in the feature. The project also introduces new features like Verilog terminal, play/pause button to the simulator, improves the UI/UX of the verilog code-editor, updates the yosys repo, fixes bug ,implements full screen view for tools window and documents the verilog feature.** +> **[_Enhanced Verilog Support & Stability_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m)** +> This project strengthens CircuitVerse’s Verilog features—Circuit→Verilog and Verilog→Circuit—by adding missing Verilog modules, fixing bugs, and improving stability. It also introduces a Verilog terminal, a simulator play/pause control, a refreshed code editor UI/UX, an upgraded Yosys backend, a resizable tools window, and comprehensive documentation.
154-156: Fix typo-heavy paragraph; keep heading concise.Corrects “thier/draggale/fo” and improves clarity.
-### Resizable & draggable view of tools window -The tools section of the Simulator contains various tools, each having thier own window. In the vue-simulator the windows of the tools are neither resizable and nor draggale which causes a lot fo trouble for the users, as they can neither change the size or drag it somewhere. These tools windows were made resizable and draggable allowing the users to do the both. +### Resizable & draggable tools window +The simulator’s tools each open in their own window. Previously these windows were neither resizable nor draggable, which made large designs difficult to manage. They are now both resizable and draggable.
🧹 Nitpick comments (8)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (8)
20-27: Resolve markdownlint issues in “New features” heading; tighten list wording.Removes trailing colon (MD026) and polishes phrasing.
-### New features that have been added and merged include: +### New features merged - Verilog modules for circuit elements - Play/Pause button in the simulator - Improved UI/UX for code editor - Verilog terminal -- Resizable & draggable view of tools window +- Resizable & draggable tools window - Yosys Upgrade
30-30: Embed the video instead of linking (addresses “add video” comment).Use Hugo’s YouTube shortcode with the same ID.
-[Video demonstration of my work can be found on this link](https://www.youtube.com/embed/6wrr2ERPNHs) +{{< youtube 6wrr2ERPNHs >}}
35-35: Polish “Version confusion” paragraph; fix typo “verisons”.Concise wording and grammar.
-CircuitVerse had implemented the versioning system to avoid merging big changes to the simulator directly. This resulted in the formation of V0/, V1/ and SRC/ folders in the vue-simulator. Currently the V0 folder is default source but it can be changed by altering the configuration files. My changes were made and merged into the V1/ folder. In future all these folders will be in sync and users can change between the verisons easily. +CircuitVerse uses versioned simulator sources (V0/, V1/, SRC/) to avoid risky merges. Currently V0 is the default (configurable). My changes were merged into V1/. In the future, these folders will be kept in sync so users can switch versions easily.
104-116: Fix sentence fragment; normalize editor headings; remove trailing colons.Improves readability and satisfies MD026.
-### Revamping the Verilog code editor and Verilog Terminal - -CircuitVerse provides its users the feature of Verilog code editor. Which can be used by the users to write verilog code and then convert them into circuits and further integrate them into their circuits on the simulator. +### Revamping the Verilog code editor and Verilog Terminal + +CircuitVerse includes a Verilog code editor that lets users write Verilog, convert it into circuits, and integrate results into simulator projects. @@ -#### The goal of the Code Editor is to: +#### Goals of the code editor - Enable writing and editing Verilog code inside CircuitVerse - Send code to a backend (powered by Yosys, an open-source synthesis tool) -- and Parse the output and generate a visual circuit automatically +- Parse the output and generate a visual circuit automatically @@ -#### The code Editor has the following features currently: +#### Current editor features
126-126: Tighten heading; remove extra spaces and colon.Consistent with earlier headings.
-#### I have implemented the following things, which were proposed: +#### Implemented improvements
163-163: Remove trailing colon from heading.Satisfies MD026.
-#### Documenting the Verilog features: +#### Documenting the Verilog features
171-173: Standardize PR link text capitalization.Minor copy polish.
-- PR : [Pr doc1](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) -- PR : [Pr doc2](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) -- PR : [Pr doc3](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438) +- PR: [Docs update 1](https://github.com/CircuitVerse/cv-frontend-vue/pull/628) +- PR: [Docs update 2](https://github.com/CircuitVerse/CircuitVerseDocs/pull/437) +- PR: [Docs update 3](https://github.com/CircuitVerse/CircuitVerseDocs/pull/438)
180-186: Minor terminology fixes in “Learning”.“Vue.js” and casing tweaks.
-- Learned about VueJs and Simulation engine +- Learned about Vue.js and the simulation engine @@ -- Learned about Yosys and TypeScript Migration +- Learned about Yosys and TypeScript migration @@ -- Learned Docker and networking between containers +- Learned Docker and container networking
📜 Review details
Configuration used: CodeRabbit UI
Review profile: CHILL
Plan: Pro
💡 Knowledge Base configuration:
- MCP integration is disabled by default for public repositories
- Jira integration is disabled by default for public repositories
- Linear integration is disabled by default for public repositories
You can enable these sources in your CodeRabbit configuration.
📒 Files selected for processing (1)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md(1 hunks)
🧰 Additional context used
🪛 LanguageTool
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
[grammar] ~10-~10: There might be a mistake here.
Context: ...2025/finalReport.png) Hello Everyone😊, Welcome to my final blog for Google Summ...
(QB_NEW_EN)
[grammar] ~17-~17: There might be a mistake here.
Context: ...gle.com/programs/2025/projects/9cZjeC5m) > The project works on the Verilog featu...
(QB_NEW_EN)
[grammar] ~18-~18: Ensure spelling is correct
Context: ...amely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~18-~18: There might be a mistake here.
Context: ...he project also introduces new features like Verilog terminal, play/pause button to ...
(QB_NEW_EN)
[grammar] ~18-~18: There might be a mistake here.
Context: ... fixes bug ,implements full screen view for tools window and documents the verilog ...
(QB_NEW_EN)
[grammar] ~20-~20: There might be a mistake here.
Context: ...that have been added and merged include: - Verilog modules for circuit elements - P...
(QB_NEW_EN)
[grammar] ~21-~21: There might be a mistake here.
Context: ...: - Verilog modules for circuit elements - Play/Pause button in the simulator - Imp...
(QB_NEW_EN)
[grammar] ~22-~22: There might be a mistake here.
Context: ...nts - Play/Pause button in the simulator - Improved UI/UX for code editor - Verilog...
(QB_NEW_EN)
[grammar] ~23-~23: There might be a mistake here.
Context: ...mulator - Improved UI/UX for code editor - Verilog terminal - Resizable & draggable...
(QB_NEW_EN)
[grammar] ~24-~24: There might be a mistake here.
Context: ...UI/UX for code editor - Verilog terminal - Resizable & draggable view of tools wind...
(QB_NEW_EN)
[grammar] ~25-~25: There might be a mistake here.
Context: ...sizable & draggable view of tools window - Yosys Upgrade --- [Video demonstration...
(QB_NEW_EN)
[grammar] ~30-~30: There might be a mistake here.
Context: ...tps://www.youtube.com/embed/6wrr2ERPNHs) [Project link](https://github.com/orgs/C...
(QB_NEW_EN)
[style] ~35-~35: The word ‘big’ tends to be overused. Consider an alternative.
Context: ... the versioning system to avoid merging big changes to the simulator directly. This resulte...
(BIG_DIFFERENCE)
[grammar] ~35-~35: There might be a mistake here.
Context: ... vue-simulator. Currently the V0 folder is default source but it can be changed by...
(QB_NEW_EN)
[grammar] ~35-~35: There might be a mistake here.
Context: ...re made and merged into the V1/ folder. In future all these folders will be in syn...
(QB_NEW_EN)
[grammar] ~35-~35: Ensure spelling is correct
Context: ...n sync and users can change between the verisons easily. ### The Verilog feature in Cir...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~37-~37: There might be a mistake here.
Context: ...Verilog feature in CircuitVerse includes 1. Circuit to Verilog - allows users to con...
(QB_NEW_EN)
[grammar] ~47-~47: There might be a mistake here.
Context: ...t elements were added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGat...
(QB_NEW_EN)
[grammar] ~48-~48: There might be a mistake here.
Context: ...added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB -...
(QB_NEW_EN)
[grammar] ~49-~49: There might be a mistake here.
Context: ... - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestB...
(QB_NEW_EN)
[grammar] ~50-~50: There might be a mistake here.
Context: ...ip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench eleme...
(QB_NEW_EN)
[grammar] ~51-~51: There might be a mistake here.
Context: ...K Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checko...
(QB_NEW_EN)
[grammar] ~52-~52: There might be a mistake here.
Context: ... Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the ...
(QB_NEW_EN)
[grammar] ~53-~53: There might be a mistake here.
Context: ...- ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the Below ...
(QB_NEW_EN)
[grammar] ~56-~56: There might be a mistake here.
Context: ...e Below Video for before and after fix** {{< video src="/videos/Vivek_Gsoc25/Veri...
(QB_NEW_EN)
[grammar] ~59-~59: There might be a mistake here.
Context: ...d, some of them are displayed below : ** 
[grammar] ~78-~78: There might be a mistake here.
Context: ...issing bitwidth support in some elements - Inconsistent verilog logic - SR flip flo...
(QB_NEW_EN)
[grammar] ~79-~79: There might be a mistake here.
Context: ...me elements - Inconsistent verilog logic - SR flip flop wrong logic ##### Pull Req...
(QB_NEW_EN)
[grammar] ~89-~89: There might be a mistake here.
Context: ...hat allows users to convert Verilog code into circuits in the simulator. ![Yosys...
(QB_NEW_EN)
[grammar] ~94-~94: Ensure spelling is correct
Context: ...uitverse backend, docker file and other configuartion and minor changes from CircuitVerse. !...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~98-~98: There might be a mistake here.
Context: ...ysCV.png) The Yosys repo is now updated, folder structure updated & consistent w...
(QB_NEW_EN)
[grammar] ~106-~106: There might be a mistake here.
Context: ...uitVerse provides its users the feature of Verilog code editor. Which can be used ...
(QB_NEW_EN)
[grammar] ~116-~116: There might be a mistake here.
Context: ...or has the following features currently: - Syntax highlighting for Verilog - Smart ...
(QB_NEW_EN)
[grammar] ~117-~117: There might be a mistake here.
Context: ...ently: - Syntax highlighting for Verilog - Smart indentation - Line numbering - The...
(QB_NEW_EN)
[grammar] ~118-~118: There might be a mistake here.
Context: ...lighting for Verilog - Smart indentation - Line numbering - Theme customization (So...
(QB_NEW_EN)
[grammar] ~119-~119: There might be a mistake here.
Context: ...log - Smart indentation - Line numbering - Theme customization (Solarized, Monokai,...
(QB_NEW_EN)
[grammar] ~120-~120: There might be a mistake here.
Context: ...olarized, Monokai, Blackboard, and more) - Reset editor button But the UI/UX of th...
(QB_NEW_EN)
[style] ~123-~123: Consider using a synonym to be more concise.
Context: ...couraging for the users, also there are lots of features that can be added to it to mak...
(A_LOT_OF)
[style] ~123-~123: The wording of this phrase can be improved.
Context: ... of features that can be added to it to make it better. 
[grammar] ~126-~126: There might be a mistake here.
Context: ...e following things, which were proposed: - Improved indentation between code and li...
(QB_NEW_EN)
[grammar] ~127-~127: There might be a mistake here.
Context: ...umbering, between numbering and the edge - CTRL + S shortcut for the save button - ...
(QB_NEW_EN)
[grammar] ~128-~128: There might be a mistake here.
Context: ... - CTRL + S shortcut for the save button - Option to increase the font size - Displ...
(QB_NEW_EN)
[grammar] ~129-~129: There might be a mistake here.
Context: ...utton - Option to increase the font size - Displaying error message properly, maybe...
(QB_NEW_EN)
[grammar] ~130-~130: There might be a mistake here.
Context: ... experience to display the error message - Dark default theme in Vue-Simulator - Co...
(QB_NEW_EN)
[grammar] ~131-~131: There might be a mistake here.
Context: ...ge - Dark default theme in Vue-Simulator - Code completion - Code folding and brack...
(QB_NEW_EN)
[grammar] ~132-~132: There might be a mistake here.
Context: ...theme in Vue-Simulator - Code completion - Code folding and bracket matching #####...
(QB_NEW_EN)
[grammar] ~138-~138: There might be a mistake here.
Context: ...tend-vue/pull/628) ### Verilog Terminal After the initial changes of font, line-...
(QB_NEW_EN)
[grammar] ~143-~143: Ensure spelling is correct
Context: ...s, and error logs. It also displays the synatx and other error messages sent from the ...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~143-~143: There might be a mistake here.
Context: ...ents can also be added to it, which can include terminal taking commands to save, reset...
(QB_NEW_EN)
[grammar] ~154-~154: There might be a mistake here.
Context: ...### Resizable & draggable view of tools window The tools section of the Simulator conta...
(QB_NEW_EN)
[grammar] ~155-~155: Ensure spelling is correct
Context: ...tor contains various tools, each having thier own window. In the vue-simulator the wi...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~155-~155: Ensure spelling is correct
Context: ...the tools are neither resizable and nor draggale which causes a lot fo trouble for the u...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~180-~180: There might be a mistake here.
Context: ...- - Learned about VueJs and Simulation engine - Enhanced my Verilog knowledge and testbe...
(QB_NEW_EN)
[grammar] ~181-~181: There might be a mistake here.
Context: ...g knowledge and testbench writing skills - Learned about Yosys and TypeScript Migra...
(QB_NEW_EN)
[grammar] ~183-~183: There might be a mistake here.
Context: ...applied Object-Oriented coding practices - Enhanced and expanded my debugging skill...
(QB_NEW_EN)
[grammar] ~184-~184: There might be a mistake here.
Context: ...nhanced and expanded my debugging skills - Learned Docker and networking between co...
(QB_NEW_EN)
[grammar] ~185-~185: There might be a mistake here.
Context: ...Docker and networking between containers - Improved my coding knowledge ## Conclus...
(QB_NEW_EN)
[style] ~186-~186: Try replacing commonly used words with synonyms to make your writing more engaging.
Context: ...ker and networking between containers - Improved my coding knowledge ## Conclusion ---...
(IMPROVE_STRENGTHEN)
[grammar] ~192-~192: Ensure spelling is correct
Context: ...on things I don't know, and I learn it, exeriment with it and then implement it. It has t...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[style] ~192-~192: Consider using the more formal “until”.
Context: ...t. It has truly been a developers dream till now. My mentors and CircuitVerse commun...
(TILL)
[grammar] ~192-~192: There might be a mistake here.
Context: ...a developers dream till now. My mentors and CircuitVerse community have been very h...
(QB_NEW_EN)
[grammar] ~195-~195: Ensure spelling is correct
Context: ...ntributors for helping and mentoring me throught the journey.
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
🪛 markdownlint-cli2 (0.17.2)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
20-20: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
45-45: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
59-59: Spaces inside emphasis markers
(MD037, no-space-in-emphasis)
82-82: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
100-100: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
108-108: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
116-116: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
116-116: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
126-126: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
126-126: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
163-163: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
| @@ -0,0 +1,196 @@ | |||
| --- | |||
| title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report |Project 5|" | |||
There was a problem hiding this comment.
| title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report |Project 5|" | |
| title: "Enhanced Verilog Support & Stability: GSoC 2025 Final Report " |
There was a problem hiding this comment.
Actionable comments posted: 2
♻️ Duplicate comments (8)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (8)
20-27: Tighten heading; consistent list wording.Remove trailing colon (MD026) and normalize phrasing.
-### New features that have been added and merged include: +### New features merged - Verilog modules for circuit elements - Play/Pause button in the simulator -- Improved UI/UX for code editor +- Improved UI/UX for the code editor - Verilog terminal - Resizable & draggable view of tools window - Yosys Upgrade
41-56: Modules section: heading/caption polish; keep count consistent with 8.Improve heading, fix bold caption, and fix “Checkout”.
-#### The Verilog Module for the following Circuit elements were added: +#### Verilog modules added @@ -**Checkout the Below Video for before and after fix** +**Check out the before/after video**
59-62: Fix emphasis spacing, capitalization, punctuation (MD037/MD026).Also prefer plain sentence over bolded caption.
-**In total 8 verilog modules were added, some of them are displayed below : ** +In total, 8 Verilog modules were added. Examples:
138-144: Verilog Terminal: fix typos (“synatx”, “YOSYS”), casing, and tighten.Keep content, correct errors, and improve flow.
-After the initial changes of font, line-spacing, padding, and auto-bracket matching were implemented to the verilog code editor, there was a need to further improve the verilog code editor and align it with traditional code editors. To do this Verilog code editor terminal was introduced. +After improving font, line spacing, padding, and auto‑bracket matching in the editor, we introduced a terminal to align with traditional code editors. @@ -The Verilog Terminal provides a console-like view for synthesis/log outputs and errors, reducing context switching. It complements the play/pause control so users can pause simulation, inspect messages, and iterate efficiently. +The Verilog Terminal provides a console-like view for synthesis/log output and errors, reducing context switching. It complements the play/pause control so users can pause simulation, inspect messages, and iterate efficiently. @@ -The verilog terminal logs the process status, success messages, and error logs. It also displays the synatx and other error messages sent from the YOSYS server and displays it to the users, so that they can debug their Verilog Code easily. Further Enhancements can also be added to it, which can include terminal taking commands to save, reset and close the verilog editor and further enhancements. +The terminal logs status, success, and error messages, including syntax diagnostics from the Yosys server, to help users debug Verilog. Future enhancements may include commands to save, reset, and close the editor.
14-19: Fix intro blockquote: spelling, grammar, clarity (and remove HR under H3).Typos (“Ciruit”, casing), run-ons, and style issues degrade readability. Replace with concise copy.
Apply:
-### What is the Project about🖥 ---- - -> **[_Enhanced Verilog Support & Stability:_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m) -> The project works on the Verilog feature of CircuitVerse namely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on taking the verilog feature to production, adding verilog modules for the circuit elements and removing bugs in the feature. The project also introduces new features like Verilog terminal, play/pause button to the simulator, improves the UI/UX of the verilog code-editor, updates the yosys repo, fixes bug ,implements full screen view for tools window and documents the verilog feature.** +### What is the project about? 🖥 +> **[_Enhanced Verilog Support & Stability_](https://summerofcode.withgoogle.com/programs/2025/projects/9cZjeC5m)** +> This project strengthens CircuitVerse’s Verilog features—Circuit→Verilog and Verilog→Circuit—by adding missing Verilog modules, fixing bugs, and improving stability. It also introduces a Verilog terminal, a simulator play/pause control, a refreshed code editor UI/UX, an upgraded Yosys backend, a resizable tools window, and thorough documentation.
154-156: Resizable/draggable tools window: fix typos and grammar.Correct “thier/draggale/fo” and simplify.
-### Resizable & draggable view of tools window -The tools section of the Simulator contains various tools, each having thier own window. In the vue-simulator the windows of the tools are neither resizable and nor draggale which causes a lot fo trouble for the users, as they can neither change the size or drag it somewhere. These tools windows were made resizable and draggable allowing the users to do the both. +### Resizable & draggable tools window +The simulator’s tools each have their own window. Previously, these windows were neither resizable nor draggable, making large designs difficult to manage. They are now both resizable and draggable.
192-196: Conclusion and acknowledgments: fix typos/grammar (“exeriment”, “developers”, “throught”).Polish closing for professionalism.
-My journey so far has been exciting and amazing. Each week I stumble upon things I don't know, and I learn it, exeriment with it and then implement it. It has truly been a developers dream till now. My mentors and CircuitVerse community have been very helpful and inspirational in my little journey. Looking forward to contribute and learn more. +My journey has been exciting and rewarding. Each week I encountered new concepts, learned, experimented, and implemented them. It has truly been a developer’s dream. The mentors and the CircuitVerse community have been very helpful and inspiring. I look forward to contributing more and continuing to learn. @@ -[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and circuitverse contributors for helping and mentoring me throught the journey. +[Aboobacker MK](https://github.com/tachyons), [Vedant Jain](https://github.com/vedant-jain03), [Niladri Adhikary](https://github.com/niladrix719), [Josh Varga](https://github.com/JoshVarga), [Aman Asrani](https://github.com/tachyons), and other mentors and CircuitVerse contributors for their guidance throughout the journey.
87-99: Incorrect component name + brittle PR count + typos (“configuartion”).Use correct name “yosys2digitaljs-server”, avoid exact “39 PRs”, and fix Dockerfile/TypeScript phrasing.
-Yosysdigitaljs-server created by Marek Materzok is the technology behind the feature that allows users to convert Verilog code -into circuits in the simulator. +The yosys2digitaljs-server by Marek Materzok powers Verilog→Circuit conversion in the simulator. @@ -The Circuitverse Yosys forked repo is behind its parent by some 39 PRs, the parent repo had been migrated from js to ts and even the folder structure has been changed.These changes include the server file to receive the request from circuitverse backend, docker file and other configuartion and minor changes from CircuitVerse. +The CircuitVerse fork had fallen behind upstream, which migrated from JavaScript to TypeScript and reorganized folders. We aligned our fork with the upstream structure, updated server endpoints used by the CircuitVerse backend, refreshed the Dockerfile, and applied required configuration changes. @@ -The Yosys repo is now updated, folder structure updated & consistent with its parent and migrated to ts. In the future any changes to its parent can be easily merged with much conflicts between the two. +The repo is now updated, its folder structure aligned with upstream, and migrated to TypeScript. Future upstream changes can be merged with fewer conflicts.
🧹 Nitpick comments (8)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (8)
34-36: “Version confusion” paragraph: grammar + spelling.Small fixes (“versions”, commas) to read cleanly.
-CircuitVerse had implemented the versioning system to avoid merging big changes to the simulator directly. This resulted in the formation of V0/, V1/ and SRC/ folders in the vue-simulator. Currently the V0 folder is default source but it can be changed by altering the configuration files. My changes were made and merged into the V1/ folder. In future all these folders will be in sync and users can change between the verisons easily. +CircuitVerse used a versioning system to avoid merging large changes directly into the simulator. This created V0/, V1/, and SRC/ folders in the Vue simulator. Currently, V0 is the default source, but this can be changed via configuration. My changes were merged into V1/. In the future, these folders will be kept in sync so users can switch versions easily.
73-86: Bug-fixes section: wording + heading level.Capitalize “Verilog”, clarify SR FF bullet, and fix subheading level.
-### Bugs which were fixed in the Verilog Modules +### Bugs fixed in the Verilog modules @@ -- Wrong and incomplete verilog code for adder +- Wrong and incomplete Verilog code for adder @@ -- Inconsistent verilog logic +- Inconsistent Verilog logic -- SR flip flop wrong logic +- Incorrect SR flip-flop logic @@ -##### Pull Requests +#### Pull requests
100-103: Pull requests subheading level.Use H4 (MD001).
-##### Pull Requests +#### Pull requests
126-136: Heading spacing (MD019) and trailing colon (MD026).Normalize heading and keep PR label consistent.
-#### I have implemented the following things, which were proposed: +#### Implemented improvements @@ -##### Pull Requests +#### Pull requests
163-163: Trailing colon in heading (MD026) + capitalization.Minor polish.
-#### Documenting the Verilog features: +#### Documenting the Verilog features
180-186: Minor terminology polish (“VueJs”→“Vue.js”).Small consistency fixes.
-- Learned about VueJs and Simulation engine +- Learned about Vue.js and the simulation engine @@ -- Learned Docker and networking between containers +- Learned Docker and container networking
10-10: Greeting casing/style nit.Optional: “Hello everyone 😊,” reads smoother.
-Hello Everyone😊, +Hello everyone 😊,
63-71: Use H4 heading and add the MSB pull-request link
- Change
##### Pull Requeststo#### Pull requests(MD001).- Replace the standalone
- MSBentry with a full PR link, e.g.:
- PR: [MSB](https://github.com/CircuitVerse/cv-frontend-vue/pull/<MSB-PR-number>)
📜 Review details
Configuration used: CodeRabbit UI
Review profile: CHILL
Plan: Pro
💡 Knowledge Base configuration:
- MCP integration is disabled by default for public repositories
- Jira integration is disabled by default for public repositories
- Linear integration is disabled by default for public repositories
You can enable these sources in your CodeRabbit configuration.
📒 Files selected for processing (1)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md(1 hunks)
🧰 Additional context used
🧠 Learnings (2)
📓 Common learnings
Learnt from: 092vk
PR: CircuitVerse/Blog#249
File: content/posts/Vivek_Kumar_GSoC2025_FinalReport.md:45-56
Timestamp: 2025-09-01T09:57:49.635Z
Learning: The GSoC 2025 Enhanced Verilog Support project added exactly 8 Verilog modules total: SR Flip Flops, JK Flip Flops, ALU, D-Latch, ForceGate, LSB, MSB, and TestBench element.
📚 Learning: 2025-09-01T09:57:49.635Z
Learnt from: 092vk
PR: CircuitVerse/Blog#249
File: content/posts/Vivek_Kumar_GSoC2025_FinalReport.md:45-56
Timestamp: 2025-09-01T09:57:49.635Z
Learning: The GSoC 2025 Enhanced Verilog Support project added exactly 8 Verilog modules total: SR Flip Flops, JK Flip Flops, ALU, D-Latch, ForceGate, LSB, MSB, and TestBench element.
Applied to files:
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
🪛 LanguageTool
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
[grammar] ~10-~10: There might be a mistake here.
Context: ...2025/finalReport.png) Hello Everyone😊, Welcome to my final blog for Google Summ...
(QB_NEW_EN)
[grammar] ~17-~17: There might be a mistake here.
Context: ...gle.com/programs/2025/projects/9cZjeC5m) > The project works on the Verilog featu...
(QB_NEW_EN)
[grammar] ~18-~18: Ensure spelling is correct
Context: ...amely Circuit to Verilog and Verilog to Ciruit and its stability. The project works on...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~18-~18: There might be a mistake here.
Context: ...he project also introduces new features like Verilog terminal, play/pause button to ...
(QB_NEW_EN)
[grammar] ~18-~18: There might be a mistake here.
Context: ... fixes bug ,implements full screen view for tools window and documents the verilog ...
(QB_NEW_EN)
[grammar] ~20-~20: There might be a mistake here.
Context: ...that have been added and merged include: - Verilog modules for circuit elements - P...
(QB_NEW_EN)
[grammar] ~21-~21: There might be a mistake here.
Context: ...: - Verilog modules for circuit elements - Play/Pause button in the simulator - Imp...
(QB_NEW_EN)
[grammar] ~22-~22: There might be a mistake here.
Context: ...nts - Play/Pause button in the simulator - Improved UI/UX for code editor - Verilog...
(QB_NEW_EN)
[grammar] ~23-~23: There might be a mistake here.
Context: ...mulator - Improved UI/UX for code editor - Verilog terminal - Resizable & draggable...
(QB_NEW_EN)
[grammar] ~24-~24: There might be a mistake here.
Context: ...UI/UX for code editor - Verilog terminal - Resizable & draggable view of tools wind...
(QB_NEW_EN)
[grammar] ~25-~25: There might be a mistake here.
Context: ...sizable & draggable view of tools window - Yosys Upgrade --- [Video demonstration...
(QB_NEW_EN)
[grammar] ~30-~30: There might be a mistake here.
Context: ...tps://www.youtube.com/embed/6wrr2ERPNHs) [Project link](https://github.com/orgs/C...
(QB_NEW_EN)
[style] ~35-~35: The word ‘big’ tends to be overused. Consider an alternative.
Context: ... the versioning system to avoid merging big changes to the simulator directly. This resulte...
(BIG_DIFFERENCE)
[grammar] ~35-~35: There might be a mistake here.
Context: ... vue-simulator. Currently the V0 folder is default source but it can be changed by...
(QB_NEW_EN)
[grammar] ~35-~35: There might be a mistake here.
Context: ...re made and merged into the V1/ folder. In future all these folders will be in syn...
(QB_NEW_EN)
[grammar] ~35-~35: Ensure spelling is correct
Context: ...n sync and users can change between the verisons easily. ### The Verilog feature in Cir...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~37-~37: There might be a mistake here.
Context: ...Verilog feature in CircuitVerse includes 1. Circuit to Verilog - allows users to con...
(QB_NEW_EN)
[grammar] ~47-~47: There might be a mistake here.
Context: ...t elements were added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGat...
(QB_NEW_EN)
[grammar] ~48-~48: There might be a mistake here.
Context: ...added: - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB -...
(QB_NEW_EN)
[grammar] ~49-~49: There might be a mistake here.
Context: ... - SR Flip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestB...
(QB_NEW_EN)
[grammar] ~50-~50: There might be a mistake here.
Context: ...ip Flops - JK Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench eleme...
(QB_NEW_EN)
[grammar] ~51-~51: There might be a mistake here.
Context: ...K Flip Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checko...
(QB_NEW_EN)
[grammar] ~52-~52: There might be a mistake here.
Context: ... Flops - ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the ...
(QB_NEW_EN)
[grammar] ~53-~53: There might be a mistake here.
Context: ...- ALU - D-Latch - ForceGate - LSB - MSB - TestBench element **Checkout the Below ...
(QB_NEW_EN)
[grammar] ~56-~56: There might be a mistake here.
Context: ...e Below Video for before and after fix** {{< video src="/videos/Vivek_Gsoc25/Veri...
(QB_NEW_EN)
[grammar] ~59-~59: There might be a mistake here.
Context: ...d, some of them are displayed below : ** 
[grammar] ~78-~78: There might be a mistake here.
Context: ...issing bitwidth support in some elements - Inconsistent verilog logic - SR flip flo...
(QB_NEW_EN)
[grammar] ~79-~79: There might be a mistake here.
Context: ...me elements - Inconsistent verilog logic - SR flip flop wrong logic ##### Pull Req...
(QB_NEW_EN)
[grammar] ~89-~89: There might be a mistake here.
Context: ...hat allows users to convert Verilog code into circuits in the simulator. ![Yosys...
(QB_NEW_EN)
[grammar] ~94-~94: Ensure spelling is correct
Context: ...uitverse backend, docker file and other configuartion and minor changes from CircuitVerse. !...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~98-~98: There might be a mistake here.
Context: ...ysCV.png) The Yosys repo is now updated, folder structure updated & consistent w...
(QB_NEW_EN)
[grammar] ~106-~106: There might be a mistake here.
Context: ...uitVerse provides its users the feature of Verilog code editor. Which can be used ...
(QB_NEW_EN)
[grammar] ~116-~116: There might be a mistake here.
Context: ...or has the following features currently: - Syntax highlighting for Verilog - Smart ...
(QB_NEW_EN)
[grammar] ~117-~117: There might be a mistake here.
Context: ...ently: - Syntax highlighting for Verilog - Smart indentation - Line numbering - The...
(QB_NEW_EN)
[grammar] ~118-~118: There might be a mistake here.
Context: ...lighting for Verilog - Smart indentation - Line numbering - Theme customization (So...
(QB_NEW_EN)
[grammar] ~119-~119: There might be a mistake here.
Context: ...log - Smart indentation - Line numbering - Theme customization (Solarized, Monokai,...
(QB_NEW_EN)
[grammar] ~120-~120: There might be a mistake here.
Context: ...olarized, Monokai, Blackboard, and more) - Reset editor button But the UI/UX of th...
(QB_NEW_EN)
[style] ~123-~123: Consider using a synonym to be more concise.
Context: ...couraging for the users, also there are lots of features that can be added to it to mak...
(A_LOT_OF)
[style] ~123-~123: The wording of this phrase can be improved.
Context: ... of features that can be added to it to make it better. 
[grammar] ~126-~126: There might be a mistake here.
Context: ...e following things, which were proposed: - Improved indentation between code and li...
(QB_NEW_EN)
[grammar] ~127-~127: There might be a mistake here.
Context: ...umbering, between numbering and the edge - CTRL + S shortcut for the save button - ...
(QB_NEW_EN)
[grammar] ~128-~128: There might be a mistake here.
Context: ... - CTRL + S shortcut for the save button - Option to increase the font size - Displ...
(QB_NEW_EN)
[grammar] ~129-~129: There might be a mistake here.
Context: ...utton - Option to increase the font size - Displaying error message properly, maybe...
(QB_NEW_EN)
[grammar] ~130-~130: There might be a mistake here.
Context: ... experience to display the error message - Dark default theme in Vue-Simulator - Co...
(QB_NEW_EN)
[grammar] ~131-~131: There might be a mistake here.
Context: ...ge - Dark default theme in Vue-Simulator - Code completion - Code folding and brack...
(QB_NEW_EN)
[grammar] ~132-~132: There might be a mistake here.
Context: ...theme in Vue-Simulator - Code completion - Code folding and bracket matching #####...
(QB_NEW_EN)
[grammar] ~138-~138: There might be a mistake here.
Context: ...tend-vue/pull/628) ### Verilog Terminal After the initial changes of font, line-...
(QB_NEW_EN)
[grammar] ~143-~143: Ensure spelling is correct
Context: ...s, and error logs. It also displays the synatx and other error messages sent from the ...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~143-~143: There might be a mistake here.
Context: ...ents can also be added to it, which can include terminal taking commands to save, reset...
(QB_NEW_EN)
[grammar] ~154-~154: There might be a mistake here.
Context: ...### Resizable & draggable view of tools window The tools section of the Simulator conta...
(QB_NEW_EN)
[grammar] ~155-~155: Ensure spelling is correct
Context: ...tor contains various tools, each having thier own window. In the vue-simulator the wi...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~155-~155: Ensure spelling is correct
Context: ...the tools are neither resizable and nor draggale which causes a lot fo trouble for the u...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~180-~180: There might be a mistake here.
Context: ...- - Learned about VueJs and Simulation engine - Enhanced my Verilog knowledge and testbe...
(QB_NEW_EN)
[grammar] ~181-~181: There might be a mistake here.
Context: ...g knowledge and testbench writing skills - Learned about Yosys and TypeScript Migra...
(QB_NEW_EN)
[grammar] ~183-~183: There might be a mistake here.
Context: ...applied Object-Oriented coding practices - Enhanced and expanded my debugging skill...
(QB_NEW_EN)
[grammar] ~184-~184: There might be a mistake here.
Context: ...nhanced and expanded my debugging skills - Learned Docker and networking between co...
(QB_NEW_EN)
[grammar] ~185-~185: There might be a mistake here.
Context: ...Docker and networking between containers - Improved my coding knowledge ## Conclus...
(QB_NEW_EN)
[style] ~186-~186: Try replacing commonly used words with synonyms to make your writing more engaging.
Context: ...ker and networking between containers - Improved my coding knowledge ## Conclusion ---...
(IMPROVE_STRENGTHEN)
[grammar] ~192-~192: Ensure spelling is correct
Context: ...on things I don't know, and I learn it, exeriment with it and then implement it. It has t...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[style] ~192-~192: Consider using the more formal “until”.
Context: ...t. It has truly been a developers dream till now. My mentors and CircuitVerse commun...
(TILL)
[grammar] ~192-~192: There might be a mistake here.
Context: ...a developers dream till now. My mentors and CircuitVerse community have been very h...
(QB_NEW_EN)
[grammar] ~195-~195: Ensure spelling is correct
Context: ...ntributors for helping and mentoring me throught the journey.
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
🪛 markdownlint-cli2 (0.17.2)
content/posts/Vivek_Kumar_GSoC2025_FinalReport.md
20-20: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
45-45: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
59-59: Spaces inside emphasis markers
(MD037, no-space-in-emphasis)
82-82: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
100-100: Heading levels should only increment by one level at a time
Expected: h4; Actual: h5
(MD001, heading-increment)
108-108: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
116-116: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
116-116: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
126-126: Multiple spaces after hash on atx style heading
(MD019, no-multiple-space-atx)
126-126: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
163-163: Trailing punctuation in heading
Punctuation: ':'
(MD026, no-trailing-punctuation)
⏰ Context from checks skipped due to timeout of 90000ms. You can increase the timeout in your CodeRabbit configuration to a maximum of 15 minutes (900000ms). (1)
- GitHub Check: Language check
| ### Verilog Terminal | ||
| After the initial changes of font, line-spacing, padding, and auto-bracket matching were implemented to the verilog code editor, there was a need to further improve the verilog code editor and align it with traditional code editors. To do this Verilog code editor terminal was introduced. | ||
|
|
||
| The Verilog Terminal provides a console-like view for synthesis/log outputs and errors, reducing context switching. It complements the play/pause control so users can pause simulation, inspect messages, and iterate efficiently. | ||
|
|
||
| The verilog terminal logs the process status, success messages, and error logs. It also displays the synatx and other error messages sent from the YOSYS server and displays it to the users, so that they can debug their Verilog Code easily. Further Enhancements can also be added to it, which can include terminal taking commands to save, reset and close the verilog editor and further enhancements. | ||
|
|
||
|  | ||
|
|
||
| - PR : [Verilog Code editor](https://github.com/CircuitVerse/cv-frontend-vue/pull/640) | ||
|
|
||
| ### Play/Pause Button to the Simulator | ||
| The play/pause button halts the simulation engine, clocks, and UI updates. Users can pause to build/debug circuits and conserve browser resources, then resume when ready. This reduces confusion and supports workflows like debugging, testbenches, and timing diagrams. | ||
|
|
||
|  | ||
|
|
||
| ### Resizable & draggable view of tools window | ||
| The tools section of the Simulator contains various tools, each having thier own window. In the vue-simulator the windows of the tools are neither resizable and nor draggale which causes a lot fo trouble for the users, as they can neither change the size or drag it somewhere. These tools windows were made resizable and draggable allowing the users to do the both. | ||
|
|
There was a problem hiding this comment.
💡 Verification agent
🧩 Analysis chain
Quick verification script for outstanding nits (server name, typos, missing PR).
Run to confirm fixes before merge.
Also applies to: 87-99, 63-71
🏁 Script executed:
#!/bin/bash
set -euo pipefail
f="content/posts/Vivek_Kumar_GSoC2025_FinalReport.md"
echo "1) Check incorrect server name occurrence:"
rg -n "Yosysdigitaljs-server" "$f" || echo "OK: name fixed"
echo "2) Check common typos:"
rg -n "Ciruit|synatx|configuartion|verisons|thier|draggale| fo " "$f" || echo "OK: typos fixed"
echo "3) Check trailing colons in headings:"
rg -nP '^\s*#{1,6}\s+.*:\s*$' "$f" || echo "OK: no trailing colon in headings"
echo "4) Check for missing MSB PR link near modules PRs:"
sed -n '60,75p' "$f" | nl -baLength of output: 3438
🏁 Script executed:
#!/bin/bash
set -euo pipefail
f="content/posts/Vivek_Kumar_GSoC2025_FinalReport.md"
echo "Lines 60-75 in file:"
sed -n '60,75p' "$f" | cat -nLength of output: 1099
Fix content nits: server name, typos, headings, and missing PR link
- Replace “Yosysdigitaljs-server” with the correct name at line 89.
- Fix typos: “Ciruit”→Circuit (18), “verisons”→versions (35), “configuartion”→configuration (94), “synatx”→syntax (143), “thier”→their, “draggale”→draggable, and “ fo ”→“ for ” (155).
- Remove trailing colons from headings on lines 20, 45, 108, 116, 126, and 163.
- Add the MSB module’s PR link alongside the LSB entry in the Pull Requests list (around lines 60–75).
🧰 Tools
🪛 LanguageTool
[grammar] ~138-~138: There might be a mistake here.
Context: ...tend-vue/pull/628) ### Verilog Terminal After the initial changes of font, line-...
(QB_NEW_EN)
[grammar] ~143-~143: Ensure spelling is correct
Context: ...s, and error logs. It also displays the synatx and other error messages sent from the ...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~143-~143: There might be a mistake here.
Context: ...ents can also be added to it, which can include terminal taking commands to save, reset...
(QB_NEW_EN)
[grammar] ~154-~154: There might be a mistake here.
Context: ...### Resizable & draggable view of tools window The tools section of the Simulator conta...
(QB_NEW_EN)
[grammar] ~155-~155: Ensure spelling is correct
Context: ...tor contains various tools, each having thier own window. In the vue-simulator the wi...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
[grammar] ~155-~155: Ensure spelling is correct
Context: ...the tools are neither resizable and nor draggale which causes a lot fo trouble for the u...
(QB_NEW_EN_ORTHOGRAPHY_ERROR_IDS_1)
🤖 Prompt for AI Agents
In content/posts/Vivek_Kumar_GSoC2025_FinalReport.md (address the specific lines
referenced: 18, 20, 35, 45, 60–75, 89, 94, 108, 116, 126, 143, 155, 163), fix
the content nits: replace “Ciruit” with “Circuit” at line 18; remove the
trailing colon from headings at lines 20, 45, 108, 116, 126, and 163; replace
“verisons” with “versions” at line 35; in the Pull Requests list around lines
60–75 add the MSB module PR link alongside the LSB entry; change
“Yosysdigitaljs-server” to the correct server name at line 89; fix
“configuartion”→“configuration” at line 94; correct “synatx”→“syntax” at line
143; fix “thier”→“their”, “draggale”→“draggable”, and replace the extra space in
“ fo ” with “ for ” around line 155; then run a quick spellcheck to ensure no
other typos remain.
|
|
||
| --- | ||
|
|
||
| [Video demonstration of my work can be found on this link](https://www.youtube.com/embed/6wrr2ERPNHs) |
|
The post is still mostly bullet points, make it more descriptive. Also no need to post every single links as it will hinder the reading experience. |
2 participants
Final blog for Project 5 , GSOC 2025
Summary by CodeRabbit