32-bit Two-Phase Clocked Pipelined RISC-like Processor Using Verilog HDL

P Manoj Kumar (21IE10027)

Self Project : December - 2023 : RISC32

1 32-bit RISC-like Processor Specification

Registers	32 32-bit general-purpose registers R0R31, organized as a register bank with				
	two read ports and one write port.				
Special Register	R0 is a special read-only register that is assumed to contain the value of 0.				
Memory	Memory is byte addressable with a 32-bit memory address. All operations are				
	on 32-bit data, and all loads and stores occur from memory addresses that are				
	multiples of 4.				
Program Counter	A 32-bit program counter (PC).				
Addressing Modes	Register addressing, Immediate addressing, Base addressing for accessing				
	memory (with any of the registers used as base register), PC relative addressing				
	for branch				

2 Instruction Set

Type	Instruction	Format	Example
Arithmetic & Logic	ADD	R1, R2, R3	R1 = R2 + R3
	SUB	R1, R2, R3	R1 = R2 - R3
	AND	R1, R2, R3	R1 = R2 & R3
	OR	R1, R2, R3	R1 = R2 - R3
	XOR	R1, R2, R3	$R1 = R2 \hat{R}3$
	NOT	R1, R2	$R1 = \sim R2$
	SLA	R1, R2, R3	R1 = R2 << R3[0]
	SRA	R1, R2, R3	R1 = R2 >> R3[0]
	SRL	R1, R2, R3	R1 = R2 >>> R3[0]
Immediate Addressing	ADDI	R1, #25	R1 = R1 + 25
	SUBI	R1, #-1	R1 = R1 - 1
	SLAI	R1, #1	R1 = R1 << 1
Load & Store	LD	R1, 10(R2)	R1 = Mem[R2 + 10]
	ST	R1, -2(R3)	Mem[R3 - 2] = R1
Branch	BR	#10	PC = PC + 10
	BLT	R1,R2 #-10	PC = PC - 10 if (R1 < R2)
	BGT	R1,R2 #30	PC = PC + 30 if (R1 > R2)
	BEQ	R1,R2 #-75	PC = PC - 75 if (R1 == R2)
	BNE	R1,R2 #20	PC = PC + 20 if (R1 != R2)
Register Transfer	MOVE	R1, R2	R1 = R2
Program Control	HALT		Halts, stops the execution
	NOP		No operation

3 Register Bank

Register	Code	Register	Code	Register	Code
R0	00000	R11	01011	R22	10110
R1	00001	R12	01100	R23	10111
R2	00010	R13	01101	R24	11000
R3	00011	R14	01110	R25	11001
R4	00100	R15	01111	R26	11010
R5	00101	R16	10000	R27	11011
R6	00110	R17	10001	R28	11100
R7	00111	R18	10010	R29	11101
R8	01000	R19	10011	R30	11110
R9	01001	R20	10100	R31	11111
R10	01010	R21	10101		

4 ALU Module Description

Input/Output	Description
operand1 (32 bits)	First operand
operand2 (32 bits)	Second operand
mode (4 bits)	Mode selector for the operation
en (1 bit)	Enable signal
out (32 bits)	Result of the operation

Mode	Operation			
0000	Addition of operand1 and operand2			
0001	Subtraction of operand2 from operand1			
0010	Bitwise AND of operand1 and operand2			
0011	Bitwise OR of operand1 and operand2			
0100	Bitwise XOR of operand1 and operand2			
0101	Bitwise negation of operand1			
0110	Arithmetic left shift of operand1 by operand2 positions			
0111	Logical left shift of operand1 by operand2 positions			
1000	Arithmetic right shift of operand1 by operand2 positions			
1001	Logical right shift of operand1 by operand2 positions			
1010	Addition of operand1 and operand2 with operand2 zero-extended to 32 bits			

The operation is performed when the en signal is asserted.

5 Instructions and Function Op-code

5.1 Arithmetic and Logical Instructions

Instructions	6-bit	Function
	opcode	
ADD	00 0000	000001
SUB	00 0000	000010
AND	00 0000	000011
OR	00 0000	000100
XOR	00 0000	000101
NOT	00 0000	000110
SLA	00 0000	000111
SLL	00 0000	001000
SRA	00 0000	001001
SRL	00 0000	001010
ADDI	01 0000	-
SUBI	01 0001	-
ANDI	01 0010	-
ORI	01 0011	-
XORI	01 0100	-
NOTI	01 0101	-
SLAI	01 0110	-
SLLI	01 0111	-
SRAI	01 1000	-
SRLI	01 1001	-
MOVE	01 1010	-
LD	10 0001	-
ST	10 0010	-
BLT	11 0000	-
BGT	11 0001	-
BEQ	11 0010	-
BNE	11 0011	-
BR	11 0100	-

5.2 Special Type of Instructions

6 Instruction Formats

6.1 R-Type Instructions

Field	Bits	Description
Opcode	31-26	00 0000
RS	25-21	Source Register 1
RT	20-16	Source Register 2
RD	15-11	Destination Register
Shamt	10-6	Shift Amount
Func	5-0	Function

6.1.1 Examples

Instruction		Binary	Repre	esentat	ion				
ADD	R1,	R2,	R3	000000	00010	00011	00001	00000	000001
SLA	R5,	R5,	R7	000000	00101	00111	00101	00000	001001

6.2 I-Type Instructions

Field Bits Description		
Opcode	31-26	opcode for different instructions
RS	25-21	Source Register
RT	20-16	Destination Register
Immediate Data	15-0	16-bit Imm. Data

6.2.1 Examples

Instruction	Binary Representation
ADDI R2, R3, #25	010000 00011 00010 0000000000011001
MOVE R10, R5	011010 00101 01010 00000000000000000
LD R2, 10(R6)	100001 00110 00010 0000000000001010
ST R2, -2(R11)	100010 01011 00010 111111111111111
BLT R2, R5, #-10	110000 00010 00101 11111111111110110
BGT R3, R5, #30	110001 00011 00101 0000000000111110
BEQ R4, R8, #-75	110010 00100 01000 11111111110110101
BNE R5, R8, #-75	110011 00101 01000 11111111110110101

6.3 J-Type Instructions


Field Bits		Description
Opcode	31-26	opcode for different instructions
Immediate Data	25-0	26-bit Imm. Data

6.3.1 Examples


Instruction	Binary Representation
BR #10	110100 00000000000000000000001010

7 Datapath


7.1 Simple Pipelined Datapath with Control Signals




7.2 With Forwarding Unit in EX Stage




7.3 With Load/Store Bypassing Unit in MEM Stage



7.4 With Hazard Detection Unit/Stall Control Unit in ID Stage



7.5 With Earlier Branching



8 Controller

8.1 Functioning of Main Control Signals

Jump	Mux Select input for selecting between Conditional jump and
	Unconditional jump
PcSrc	Mux Select input for selecting between PC + 4 and Branch
	Address, which depends on the output of comparator
ALUsrc	Mux Select input for selecting between Register Data 2 and Sign-
	extended Immediate data
ALUfunc	Control Signal for ALU operation
RegDest	Mux Select input for selecting between IR[20:16] (Rt) and
	IR[15:11] (Rd)
ReadDmem	Control Signal for reading data from Data Memory
WriteDmem	Control Signal for writing data into Data Memory
RegWrite	Control Signal for writing data into Register Bank
MemtoReg	Mux Select input for selecting between Read data from data
	memory and ALU result

8.2 Main Control Signals According to Function

Instr	ALUfunc	RegDest	ALUsrc	ReadDmem	WriteDmem	RegWrite	MemtoReg	Jump
ADD	0000	1	0	0	0	1	0	0
SUB	0001	1	0	0	0	1	0	0
AND	0010	1	0	0	0	1	0	0
OR	0011	1	0	0	0	1	0	0
XOR	0100	1	0	0	0	1	0	0
NOT	0101	1	0	0	0	1	0	0
SLA	0110	1	0	0	0	1	0	0
SLL	0111	1	0	0	0	1	0	0
SRA	1000	1	0	0	0	1	0	0
SRL	1001	1	0	0	0	1	0	0
ADDI	0000	1	1	0	0	1	0	0
SUBI	0001	1	1	0	0	1	0	0
ANDI	0010	1	1	0	0	1	0	0
ORI	0011	1	1	0	0	1	0	0
XORI	0100	1	1	0	0	1	0	0
NOTI	0101	1	1	0	0	1	0	0
SLAI	0110	1	1	0	0	1	0	0
SLLI	0111	1	1	0	0	1	0	0
SRAI	1000	1	1	0	0	1	0	0
SRLI	1001	1	1	0	0	1	0	0
MOVE	0000	1	1	0	0	1	0	0
LD	0000	1	1	1	0	1	0	0
ST	0000	1	1	0	1	0	1	0
BR	0000	0	0	0	0	0	0	1
BLT	0000	1	0	0	0	0	0	0
BGT	0000	1	0	0	0	0	0	0
BEQ	0000	1	0	0	0	0	0	0
BNE	0000	1	0	0	0	0	0	0

8.3 Verilog Code for the Controller

```
immodule controller (
    input wire reset,
    input wire [31:0] instr,
    input wire branch_condition,
    output wire alusrc,
    output wire [3:0] alufunc,
    output wire regdest,
    output wire readdmem, writedmem,
    output wire regwrite, memtoreg,
    output wire jump, pcsrc
);
```

```
reg [11:0] control_signals;
   wire branch;
14
15
   assign {alusrc, alufunc, regdest,
       readdmem, writedmem, regwrite, memtoreg, jump, branch} = control_signals;
16
   always @*
   begin
       if (reset) begin
20
           control_signals <= 12'b0;</pre>
       else if(instr == 32'b0)
23
           control_signals <= 12'b0;</pre>
24
       else begin
           case (instr[31:30])
               2'b00 : begin
27
                    {control_signals[11],control_signals[6:0]} <= 8'b01001000;
28
                    case (instr[5:0])
29
                        6'b000001 : control_signals[10:7] <= 4'b0000; // ADD
30
                        6'b000010 : control_signals[10:7] <= 4'b0001; // SUB
31
                        6'b000011 : control_signals[10:7] <= 4'b0010; // AND
                        6'b000100 : control_signals[10:7] <= 4'b0011; // OR
                        6'b000101 : control_signals[10:7] <= 4'b0100; // XOR
34
                        6'b000110 : control_signals[10:7] <= 4'b0101; // NOT
35
                        6'b000111 : control_signals[10:7] <= 4'b0110; // SLA
36
                        6'b001000 : control_signals[10:7] <= 4'b0111; // SLL
37
                        6'b001001 : control_signals[10:7] <= 4'b1000; // SRA
                        6'b001010 : control_signals[10:7] <= 4'b1001; // SRL
                    endcase
40
                end
41
                2'b01 : begin
42
                    {control_signals[11],control_signals[6:0]} <= 8'b10001000;
43
                    case (instr[31:26])
44
                        6'b010000 : control_signals[10:7] <= 4'b0000; // ADDI
                        6'b010001 : control_signals[10:7] <= 4'b0001; // SUBI
                        6'b010010 : control_signals[10:7] <= 4'b0010; // ANDI
                        6'b010011 : control_signals[10:7] <= 4'b0011; // ORI
48
                        6'b010100 : control_signals[10:7] <= 4'b0100; // XORI
49
                        6'b010101 : control_signals[10:7] <= 4'b0101; // NOTI
50
                        6'b010110 : control_signals[10:7] <= 4'b0110; // SLAI
                        6'b010111 : control_signals[10:7] <= 4'b0111; // SLLI
                        6'b011000 : control_signals[10:7] <= 4'b1000; // SRAI
53
                        6'b011001 : control_signals[10:7] <= 4'b1001; // SRLI
54
                        6'b011010 : control_signals[10:7] <= 4'b0000; // MOVE
                    endcase
                end
                2'b10 : begin
                    case (instr[31:26])
                        6'b100001 : control_signals <= 12'b100000101100; // LD
60
                        6'b100010 : control_signals <= 12'b100000010000; // ST
61
                    endcase
62
```

```
63
                end
                2'b11 : begin
64
                    case (instr[31:26])
65
                        6'b110000 : control_signals <= 12'b00000000001; // BLT
66
                        6'b110001 : control_signals <= 12'b00000000001; // BGT
                        6'b110010 : control_signals <= 12'b00000000001; // BEQ
                        6'b110011 : control_signals <= 12'b00000000001; // BNE
                        6'b110100 : control_signals <= 12'b000000000010; // BR
70
                    endcase
71
                end
            endcase
73
       end
74
75
   end
76
   assign pcsrc = jump | (branch & branch_condition);
77
78
   endmodule
```

8.4 Forwarding Control Signals

Let forwardA and forwardB represent the select signals for the forwarding multiplexers feeding the ALU. Shifting the forwarding unit to the ID stage, as opposed to the EX stage, enhances register comparison efficiency. This simplifies the determination of the next program counter instruction, leading to reduced stall cycles and improved overall performance.

8.4.1 Verilog Code for Simpler Forwarding Unit used in EX Stage

```
module forwarding_unit (
       input wire [4:0] id_ex_rs,id_ex_rt,
2
       input wire [4:0] ex_mem_rd,mem_wb_rd,
       input wire ex_mem_regwrite,mem_wb_regwrite,
       output wire [1:0] forwardA,forwardB
6
   );
8
   wire a1, a2, b1, b2, b3, b4, x, x1, y, y1;
9
10
   forward A : 00 : read from register bank
   forward A : 01 : read from wb_writedata
   forward A : 10 : read from ex_mem_result
14
   forward A
16
   00 : default
   01 : ex_mem_rd == id_ex_rs and ex_mem_regwrite == 1
   10 : (not of 01 condition) and (mem_wb_regwrite == 1 and mem_wb_rd ==
       id_ex_rs)
```

```
same as forwardB, use rt in place of rs.
23
24
   assign a1 = (ex_mem_regwrite == 1'b1);
   assign b1 = (ex_mem_rd == id_ex_rs);
   assign x = a1 & b1;
27
28
   assign a2 = (mem_wb_regwrite == 1'b1);
29
   assign b2 = (mem_wb_rd == id_ex_rs);
30
   assign y = a2 \& b2;
31
32
   assign forwardA[1] = x;
34
   assign forwardA[0] = ~x & y ;
35
   assign b3 = (ex_mem_rd == id_ex_rt);
36
   assign x1 = a1 \& b3;
37
   assign b4 = (mem_wb_rd == id_ex_rt);
   assign y1 = a2 \& b4;
   assign forwardB[1] = x1;
42
   assign forwardB[0] = ~x1 & y1 ;
43
44
   endmodule
```

8.4.2 Verilog Code for Modified Forwarding Unit used in ID Stage

```
module forwarding_unit_id (
       input wire [4:0] rs,rt,
2
       input wire [4:0] dest,ex_mem_destadd,mem_wb_destadd,
       input wire id_ex_regwrite,ex_mem_readdmem,ex_mem_regwrite,
          ex_mem_memtoreg,mem_wb_regwrite,
       output wire [2:0] forwardA,forwardB
6
   );
7
  /*
8
  forward A : 000 : read from register bank
forward A: 001: read from data memory
forward A : 010 : read from ex_mem_result
forward A : 011 : read from result of ALU
  forward A : 100 : read from wb_writedata
13
14
15 forward A
000 : default
  001 : ex_mem_readdmem == 1 and ex_mem_destadd == rs and ex_mem_memtoreg ==
      1 and ex_mem_regwrite == 1
```

```
010 : (not of 01 condition) and (ex_mem_destadd == rs and ex_mem_memtoreg
       == 0 and ex_mem_regwrite == 1)
   011 : (not of 01 condition) and (not of 10 condition) and (dest == rs and
      id_ex_regwrite == 1)
   100 : (not of 01 condition) and (not of 10 condition) and (not of 11
       condition) and (mem_wb_regwrite == 1 and mem_wb_destadd == rs)
   same as forwardB, use rt in place of rs.
23
24
25
   reg [2:0] fA,fB;
26
27
   assign forwardA = fA;
   assign forwardB = fB;
   always 0* begin
30
31
     if (ex_mem_readdmem == 1 && ex_mem_destadd == rs && ex_mem_memtoreg == 1
32
        && ex_mem_regwrite == 1) begin
       fA <= 3'b001;
33
     else if (!(ex_mem_readdmem == 1 && ex_mem_destadd == rs &&
         ex_mem_memtoreg == 1 && ex_mem_regwrite == 1) &&
               (ex_mem_destadd == rs && ex_mem_memtoreg == 0 && ex_mem_regwrite
36
                   == 1)) begin
       fA <= 3'b010;
37
     else if (!(ex_mem_readdmem == 1 && ex_mem_destadd == rs &&
         ex_mem_memtoreg == 1 && ex_mem_regwrite == 1) &&
              !((ex_mem_destadd == rs && ex_mem_memtoreg == 0 &&
40
                  ex_mem_regwrite == 1)) &&
               (dest == rs && id_ex_regwrite == 1)) begin
41
       fA <= 3'b011;
     end
     else if (!(ex_mem_readdmem == 1 && ex_mem_destadd == rs &&
         ex_mem_memtoreg == 1 && ex_mem_regwrite == 1) &&
              !((ex_mem_destadd == rs && ex_mem_memtoreg == 0 &&
45
                  ex_mem_regwrite == 1)) &&
              !((dest == rs && id_ex_regwrite == 1)) &&
46
               (mem_wb_regwrite == 1 && mem_wb_destadd == rs)) begin
       fA = 3'b100;
49
50
       fA <= 3'b000;
51
   end
52
   always @* begin
53
     if (ex_mem_readdmem == 1 && ex_mem_destadd == rt && ex_mem_memtoreg == 1
        && ex_mem_regwrite == 1) begin
       fB <= 3'b001;
56
     end
```

```
else if (!(ex_mem_readdmem == 1 && ex_mem_destadd == rt &&
         ex_mem_memtoreg == 1 && ex_mem_regwrite == 1) &&
               (ex_mem_destadd == rt && ex_mem_memtoreg == 0 && ex_mem_regwrite
59
                   == 1)) begin
       fB <= 3'b010;
60
     end
     else if (!(ex_mem_readdmem == 1 && ex_mem_destadd == rt &&
         ex_mem_memtoreg == 1 && ex_mem_regwrite == 1) &&
               !((ex_mem_destadd == rt && ex_mem_memtoreg == 0 &&
63
                  ex_mem_regwrite == 1)) &&
               (dest == rt && id_ex_regwrite == 1)) begin
64
       fB <= 3'b011;
65
66
     end
67
     else if (!(ex_mem_readdmem == 1 && ex_mem_destadd == rt &&
         ex_mem_memtoreg == 1 && ex_mem_regwrite == 1) &&
               !((ex_mem_destadd == rt && ex_mem_memtoreg == 0 &&
68
                  ex_mem_regwrite == 1)) &&
               !((dest == rt && id_ex_regwrite == 1)) &&
69
               (mem_wb_regwrite == 1 && mem_wb_destadd == rt)) begin
       fB <= 3'b100;
     end
     else
73
       fB <= 3'b000;
74
75
   end
76
   endmodule
```

8.5 Stall Control Signals

Forwarding data from pipeline registers promptly resolves many hazards, ensuring continuous full-speed operation. However, this approach may not work for data hazards from load instructions. If the needed register is not written yet or will happen in the future, the pipeline has to stall, leading to potential performance reduction.

```
module stall_control (
       input wire id_ex_readdmem, writedmem,
       input wire [4:0] id_ex_rt,rs,rt,
       output wire stall,pc_write,if_id_write
   );
5
   wire x,y,z;
   //if ((id_ex_readdmem == 1) and ((id_ex_rt == rs) or (id_ex_rt == rt)))
         then stall
   assign x = id_ex_readdmem == 1;
10
   assign y = (id_ex_rt == rs) | (id_ex_rt == rt);
11
   assign z = x & y & ~writedmem;
12
   assign {stall,pc_write,if_id_write} = (z==1) ? 3'b100 : 3'b011;
13
14
   endmodule
```

8.6 Flush Control Signals

The purpose of this block is to clear or flush the IF stage of the subsequent instruction following a branch instruction when the branch condition is satisfied. Flushing introduces a bubble into the pipeline, which represents the one cycle delay in taking the branch.

```
module flush_control (
       input wire alusrc,
2
       input wire [3:0] alufunc,
3
       input wire regdest, readdmem, writedmem, regwrite, memtoreg, flush,
4
       output wire id_alusrc,
       output wire [3:0] id_alufunc,
6
       output wire id_regdest,id_readdmem,id_writedmem,id_regwrite,id_memtoreg
   );
   assign id_alusrc = (flush) ? 1'b0 :alusrc;
   assign id_alufunc[0] = (flush) ? 1'b0 :alufunc[0];
11
   assign id_alufunc[1] = (flush) ? 1'b0 :alufunc[1];
   assign id_alufunc[2] = (flush) ? 1'b0 :alufunc[2];
   assign id_alufunc[3] = (flush) ? 1'b0 :alufunc[3];
   assign id_regdest = (flush) ? 1'b0 :regdest;
   assign id_readdmem = (flush) ? 1'b0 :readdmem;
   assign id_writedmem = (flush) ? 1'b0 :writedmem;
17
   assign id_regwrite = (flush) ? 1'b0 :regwrite;
18
   assign id_memtoreg = (flush) ? 1'b0 :memtoreg;
19
20
   endmodule
21
```

8.7 Load / Store Bypassing Unit

This block is designed for a sequence of load instructions followed by store instructions.

LD R2, 1(R4); ST R2, 2(R4);

In the second instruction, where the value of R2 is to be stored in the memory location R4 + 2, the value is typically expected to be available in the Write Back (WB) stage. However, in this design, the value of R2 is directly forwarded to the data memory, bypassing the Register Bank, in order to facilitate the immediate storage operation.

```
module load_store_bypassing_unit (
       input wire mem_wb_memtoreg,ex_mem_writedmem,
2
       input wire [4:0] ex_mem_destadd,mem_wb_destadd,
3
       output wire forwarddatamem
4
  );
5
   wire x,y;
   assign x = ex_mem_destadd == mem_wb_destadd;
   assign y = mem_wb_memtoreg & ex_mem_writedmem;
9
   assign forwarddatamem = x & y;
11
   endmodule
```

9 Verilog Code for MIPS Pipeline / Top Module

```
'include "mux.v"
   'include "mux3.v"
   'include "mux5.v"
   'include "register.v"
   'include "register_bank.v"
   'include "instr_mem.v"
   'include "data_mem.v"
   'include "adder.v"
   'include "ALU.v"
  'include "signext.v"
   'include "condition.v"
   'include "controller.v"
   'include "forwarding_unit.v"
   'include "forwarding_unit_id.v"
   'include "stall_control.v"
   'include "flush_control.v"
16
   'include "load_store_bypassing_unit.v"
17
18
19
  module mips (
       input wire clk, clkbar, reset
20
  );
21
// Define wires used in datapath
vire readim,pc_en;
wire [31:0] pcnext,pcbranch,pcplus4,pcout,instr,instr_out;
   wire [31:0] if_id_npcout,if_id_irout;
   wire if_id_flush;
   wire [31:0] rData1,rData2,imm,offset;
29
   wire [4:0] rs,rt,rd;
wire [31:0] ReadData1out, ReadData2out;
wire [3:0] alufunc;
wire branch_condition, alusrc, regdest, readdmem, writedmem, regwrite, memtoreg,
      jump,pcsrc;
wire stall,if_flush,flush;
wire if_id_write,pc_write;
wire [3:0] id_alufunc;
wire id_alusrc,id_regdest,id_branch,id_readdmem,id_writedmem,id_pcsrc,
      id_regwrite,id_memtoreg;
wire [31:0] id_ex_rData1,id_ex_rData2,id_ex_immout;
   wire [4:0] id_ex_rt,id_ex_rd,id_ex_rs;
   wire [3:0] id_ex_alufunc;
   wire id_ex_alusrc,id_ex_regdest,id_ex_readdmem,id_ex_writedmem,
      id_ex_regwrite,id_ex_memtoreg;
42
wire [2:0] forwardA, forwardB;
wire [31:0] aluin1, aluin2, writedatadmem, result;
wire zero;
```

```
46 wire [4:0] dest;
wire ex_mem_zero;
wire [4:0] ex_mem_destadd;
wire [31:0] ex_mem_result,ex_mem_writeData;
   wire ex_mem_readdmem, ex_mem_writedmem, ex_mem_regwrite, ex_mem_memtoreg;
   wire forwardC;
   wire [31:0] finalWriteData, readdmemData;
53
   wire [31:0] mem_wb_readData1, mem_wb_readData2;
54
   wire [4:0] mem_wb_destadd;
55
56
   wire mem_wb_regwrite,mem_wb_memtoreg;
57
   wire [31:0] wb_writedata;
58
  // IF Stage
60
  assign pcwriteen = pc_en & pc_write; // PC enable
61
  register pcreg(clk,reset,pcwriteen,pcnext,pcout); // Program Counter
      Register
   instr_mem imem(clk,1'b1,pcout[7:2],instr,pc_en); // Instruction Memory
   adder addpc(pcout, 32'h00000004, pcplus4); // Adder for PC + 4
   mux muxbr(if_id_npcout,pcbranch,pcsrc,pcnext); // Mux for Branching
67
   // IF/ID Latch Stage
register IF_ID_npcreg(clkbar,reset,if_id_write,pcplus4,if_id_npcout);
register IF_ID_irreg(clkbar,reset,if_id_write,instr,if_id_irout);
  register #(1) IF_ID_flushbit(clkbar,reset,if_id_write,if_flush,if_id_flush)
71
// ID Stage
assign rs = if_id_irout[25:21];
assign rt = if_id_irout[20:16];
   assign rd = if_id_irout[15:11];
   register_bank rbank(clk,mem_wb_regwrite,reset,rs,rt,mem_wb_destadd,
      wb_writedata,rData1,rData2); // Register Bank
   signext ext(if_id_irout[15:0],imm); // Sign Extend
77
   mux offsetmux({imm[29:0],2'b00},{{4{if_id_irout[25]}}},if_id_irout[25:0],2'
      b00}, jump, offset);
   adder pcbranchadder(if_id_npcout,offset,pcbranch);// Next Address
79
   // ID Stage Forwarding Unit
   forwarding_unit_id forwarding(rs,rt,
82
           dest, ex_mem_destadd, mem_wb_destadd, id_ex_regwrite, ex_mem_readdmem,
83
               ex_mem_regwrite,ex_mem_memtoreg,mem_wb_regwrite,forwardA,
               forwardB);
   mux5 readdatamux1(rData1, readdmemData, ex_mem_result, result, wb_writedata,
      forwardA, ReadData1out); // Final Read Data 1
   mux5 readdatamux2(rData2, readdmemData, ex_mem_result, result, wb_writedata,
      forwardB,ReadData2out);// Final Read Data 2
86
  // controller
```

```
controller controllerunit (reset, if_id_irout, branch_condition, alusrc, alufunc
       , regdest, readdmem, writedmem, regwrite, memtoreg, jump, pcsrc);
89
   // comparison block
   condition comparisonblock(branch_condition, if_id_irout[27:26], ReadData1out,
       ReadData2out);
    // Stall Control
93
   stall_control stallunit(id_ex_readdmem, writedmem, id_ex_rt, rs, rt, stall,
94
       pc_write,if_id_write);
95
   // flush control
96
   assign if_flush = pcsrc;
   assign flush = if_flush | stall;
   flush_control flushunit(alusrc,alufunc,regdest,readdmem,writedmem,regwrite,
       memtoreg, flush,
                            id_alusrc,id_alufunc,id_regdest,id_readdmem,
100
                                id_writedmem,id_regwrite,id_memtoreg);
   // ID/EX Stage
   register ID_EX_rData1(clkbar,reset,1'b1,ReadData1out,id_ex_rData1);
   register ID_EX_rData2(clkbar,reset,1'b1,ReadData2out,id_ex_rData2);
104
   register ID_EX_imm(clkbar,reset,1'b1,imm,id_ex_immout);
105
register #(5) ID_EX_rs(clkbar,reset,1'b1,rs,id_ex_rs);
   register #(5) ID_EX_rt(clkbar, reset, 1'b1, rt, id_ex_rt);
   register #(5) ID_EX_rd(clkbar,reset,1'b1,rd,id_ex_rd);
   // ID/EX Stage Control Signals for EX Stage
110
  register #(1) ID_EX_ALUsrc(clkbar, reset, 1'b1, id_alusrc, id_ex_alusrc);
register #(4) ID_EX_ALUfunc(clkbar,reset,1'b1,id_alufunc,id_ex_alufunc);
   register #(1) ID_EX_Regdest(clkbar,reset,1'b1,id_regdest,id_ex_regdest);
   // ID/EX Stage Control Signals for MEM Stage
   register #(1) ID_EX_MemRead(clkbar, reset, 1'b1, id_readdmem, id_ex_readdmem);
   register #(1) ID_EX_Memwrite(clkbar, reset, 1'b1, id_writedmem, id_ex_writedmem
117
       );
118
   // ID/EX Stage Control Signals for WB Stage
119
   register #(1) ID_EX_Regwrite(clkbar, reset, 1'b1, id_regwrite, id_ex_regwrite);
   register #(1) ID_EX_MemtoReg(clkbar,reset,1'b1,id_memtoreg,id_ex_memtoreg);
121
   // Forwarding Unit
123
   // forwarding_unit forward(id_ex_rs,id_ex_rt,ex_mem_destadd,mem_wb_destadd,
124
       ex_mem_regwrite, mem_wb_regwrite, forwardA, forwardB);
   // EX Stage
   // mux3 mux3A(id_ex_rData1,wb_writedata,ex_mem_result,forwardA,aluin1);
   // mux3 mux3B(id_ex_rData2, wb_writedata, ex_mem_result, forwardB,
       writedatadmem);
   assign aluin1 = id_ex_rData1;
```

```
mux alumux(id_ex_rData2,id_ex_immout,id_ex_alusrc,aluin2); // ALU mux
   ALU alu(aluin1, aluin2, id_ex_alufunc, 1'b1, zero, result); // Arithmetic Logic
   mux #(5) destmux(id_ex_rt,id_ex_rd,id_ex_regdest,dest); // Mux for
       Destination Address
   // EX/MEM Stage
   register EX_MEM_resultreg(clkbar, reset, 1'b1, result, ex_mem_result);
135
   register #(1) EX_MEM_zeroreg(clkbar,reset,1'b1,zero,ex_mem_zero);
136
   register EX_MEM_writeData(clkbar,reset,1'b1,id_ex_rData2,ex_mem_writeData);
137
   register #(5) EX_MEM_destreg(clkbar,reset,1'b1,dest,ex_mem_destadd);
138
139
   // EX/MEM Stage Control Signals for MEM Stage
   register #(1) EX_MEM_MemRead(clkbar, reset, 1'b1, id_ex_readdmem,
       ex_mem_readdmem);
   register #(1) EX_MEM_Memwrite(clkbar,reset,1'b1,id_ex_writedmem,
142
       ex_mem_writedmem);
   // EX/MEM Stage Control Signals for WB Stage
   register #(1) EX_MEM_Regwrite(clkbar, reset, 1'b1, id_ex_regwrite,
       ex_mem_regwrite);
   register #(1) EX_MEM_MemtoReg(clkbar, reset, 1'b1, id_ex_memtoreg,
146
       ex_mem_memtoreg);
147
   // MEM Stage
148
   load_store_bypassing_unit loadstore(mem_wb_memtoreg,ex_mem_writedmem,
       ex_mem_destadd, mem_wb_destadd, forwardC); // load store btpassing unit
   mux loadstoreselect(ex_mem_writeData,mem_wb_readData2,forwardC,
150
       finalWriteData);
   data_mem dmem(clk,reset,ex_mem_writedmem,ex_mem_readdmem,ex_mem_result,
       finalWriteData,readdmemData); // Data Memory
   // MEM/WB Stage
   register MEM_WB_readData1(clkbar,reset,1'b1,ex_mem_result,mem_wb_readData1)
   register MEM_WB_readData2(clkbar,reset,1'b1,readdmemData,mem_wb_readData2);
   register #(5) MEM_WB_destreg(clkbar,reset,1'b1,ex_mem_destadd,
156
       mem_wb_destadd);
   // MEM/WB Stage Control Signals for WB Stage
   register #(1) MEM_WB_Regwrite(clkbar, reset, 1'b1, ex_mem_regwrite,
159
       mem_wb_regwrite);
   register #(1) MEM_WB_MemtoReg(clkbar,reset,1'b1,ex_mem_memtoreg,
160
       mem_wb_memtoreg);
   // WB Stage
   mux wbmux(mem_wb_readData1,mem_wb_readData2,mem_wb_memtoreg,wb_writedata);
       // Mux for Writeback
   endmodule
165
```

10 Problem Solving Using the Processor

10.1 Computing GCD of Two Numbers

To find the greatest common divisor (GCD) of two numbers, we'll use registers R1 and R2 to hold the first and second numbers, respectively. Additionally, we'll store these values in data_memory[0] and data_memory[1] respectively. Finally, the calculated GCD will be stored in data_memory[2].

Instruction	Binary Code
ADDI R1, R0, #143;	010000_00000_00001_0000000010001111
ADDI R2, R0, #78;	010000_00000_00010_0000000001001110
ST R1, O(R0);	100010_00000_00001_0000000000000000
ST R2, 1(R0);	100010_00000_00010_0000000000000001
BLT R1, R2, #2; // if R1 <r2 (x)<="" td=""><td>110000_00011_00011_0000000000000010</td></r2>	110000_00011_00011_0000000000000010
BGT R1, R2, #4; // if R1>R2 (Y)	110001_00011_00011_00000000000000100
BEQ R1, R2, #6; // if R1=R2 (Z)	110010_00011_00011_000000000000110
SUB R3, R2, R1; // if R1 <r2 (x)<="" td=""><td>000000_00010_00001_00011_00000_000010</td></r2>	000000_00010_00001_00011_00000_000010
MOVE R2, R3;	011010_00011_00010_0000000000000000
BR #-6;	110100_111111111111111111111111010
SUB R3, R1, R2; // if R1>R2 (Y)	000000_00001_00010_00011_00000_000010
MOVE R1, R3;	011010_00011_00001_0000000000000000
BR #-9;	110100_111111111111111111111111111
ST R1, 2(R0); // if R1=R2 (Z)	100010_00000_00001_0000000000000010
HLT;	111111111111111111111111111111111

10.2 Output of both the Processors

The values of the registers R1, R2, R3 and the memory locations 0, 1 and 2 are listed below with change in time.


10.2.1 Output of Non-Pipelined Processor

0	register	values		X		X		X	data_memory:	X	X	X
5	register	values		Θ		Θ		0	data_memory:	Θ	Θ	0
WARNING: mips_tb.v:2	4: \$readme	emh(gcd_	test.txt): Not	enough	words	in th	ne fi	le for the re	quested range	[0:63].	
	register			143		0		0	data_memory:	Θ	Θ	0
125	register	values		143		78		Θ	data_memory:	Θ	Θ	Θ
165	register	values		143		78		Θ	data_memory:	143	Θ	Θ
175	register	values		143		78		0	data_memory:	143	Θ	0
215	register	values		143		78		Θ	data_memory:	143	78	Θ
225	register	values		143		78		Θ	data_memory:	143	78	Θ
	register			143		78		65	data_memory:	143	78	0
425	register	values		65		78		65	data_memory:	143	78	Θ
525	register	values		65		78		-13	data_memory:	143	78	Θ
625	register	values		65		78		13	data_memory:	143	78	0
675	register	values		65		13		13	data_memory:	143	78	Θ
775	register	values		65		13		52	data_memory:	143	78	Θ
	register			52		13		52	data_memory:	143	78	0
1025	register	values		52		13		39	data_memory:	143	78	Θ
1175	register	values		39		13		39	data_memory:	143	78	Θ
	register			39		13		26	data_memory:	143	78	0
1425	register	values		26		13		26	data_memory:	143	78	Θ
1525	register	values		26		13		13	data_memory:	143	78	Θ
	register			13		13		13	data_memory:	143	78	0
1775	register	values		13		13		Θ	data_memory:	143	78	Θ
1965	register	values		13		13		0	data_memory:	143	78	13
1975	register	values		13		13		0	data_memory:	143	78	13

10.2.2 Output of Pipelined Processor

0 register val	ues :	X	X	x data_memory:	X	X	X
5 register val	ues :	Θ	Θ	<pre>0 data_memory:</pre>	Θ	Θ	Θ
WARNING: mips_tb.v:25: \$readmemh(gcd_test.t	xt): Not	enough words in	the file for the reques	sted range [0	:63].	
55 register val	ues :	143	0	0 data_memory:	Θ	Θ	Θ
65 register val	ues :	143	78	<pre>0 data_memory:</pre>	143	Θ	Θ
75 register val	ues :	143	78	<pre>0 data_memory:</pre>	143	78	Θ
115 register val	ues :	143	78	65 data_memory:	143	78	Θ
125 register val	ues :	65	78	65 data_memory:	143	78	Θ
155 register val	ues :	65	78	<pre>13 data_memory:</pre>	143	78	Θ
165 register val	ues :	65	13	<pre>13 data_memory:</pre>	143	78	Θ
205 register val	ues :	65	13	52 data_memory:	143	78	Θ
215 register val	ues :	52	13	52 data_memory:	143	78	Θ
255 register val	ues :	52	13	39 data_memory:	143	78	Θ
265 register val	ues :	39	13	39 data_memory:	143	78	Θ
305 register val	ues :	39	13	<pre>26 data_memory:</pre>	143	78	Θ
315 register val	ues :	26	13	26 data_memory:	143	78	Θ
355 register val	ues :	26	13	<pre>13 data_memory:</pre>	143	78	Θ
365 register val	ues :	13	13	<pre>13 data_memory:</pre>	143	78	Θ
405 register val	ues :	13	13	13 data_memory:	143	78	13

10.3 Waveforms of the Signals for the above Program on the Pipellined Processor



10.4 Conclusion

As observed from the outputs of both processors, the first one takes 406 units of time to compute the GCD, while the second one takes 1975 units. This results in a speed-up of $\frac{1975}{405} \approx 4.876$.

10.5 Sorting a set of 10 integers using bubble sort

The program implements the bubble sort algorithm to sort a set of 10 integers stored in the array arr. The array, starting at address 100, contains the elements [20, 50, 10, 30, 70, 40, 60, 80, 100, 90]. In the testbench, the entire array is loaded into Data Memory for sorting.

Instruction	Binary Code
ADDI R1, R0, #100; // arr[0]	010000_00000_00001_0000000001100100
MOVE R2, R0; // i=0	011010_00000_00010_0000000000000000
MOVE R3, R0; // j=0	011010_00000_00011_0000000000000000
ADDI R4, R0, #10; // n=10	010000_00000_00100_0000000000001010
ADDI R5, R0, #10; // n-i for inner loop	010000_00000_00101_0000000000001010
MOVE R6, R1; // for iterating addr by i	011010_00001_00110_00000000000000000
MOVE R7, R1; // for iterating addr by j	011010_00001_00111_00000000000000000
SUBI R4, R4, #1; // decrement n	010001_00100_00100_0000000000000001
MOVE R3, R0; // outer_loop // j=0	011010_00000_00011_0000000000000000
SUBI R5, R5, #1; // decreasing size for inner_loop	010001_00101_00101_00000000000000001
ADD R7, R0, R1; // resetting addr itr j	000000_00000_00111_00000_00000_000010
LD R8, 0(R7); // inner_loop // arr[j]	100001_00111_01000_00000000000000000
ADDI R7, R7, #1; // addr itr j += 1	010000_00111_00111_00000000000000001
LD R9, O(R7); // arr[j+1]	100001_00111_01001_0000000000000000
ADDI R3, R3, #1; // j++	010000_00011_00011_00000000000000001
BLT R8, R9, #3;// if R8 < R9 then Branch(Y)	110000_01000_01001_000000000000011
ST R8, 0(R7); // swap	100010_00111_01000_00000000000000000
ST R9, -1(R7);	100010_00111_01001_1111111111111111
LD R9, O(R7);	100001_00111_01001_0000000000000000
BEQ R3, R5, #1;// Exiting from inner_loop(W)(Y)	110010_00011_00101_0000000000000001
BR #-10;// Address to inner_loop(Z)	110100_111111111111111111111110110
ADDI R2, R2, #1; // After Exiting From inner_loop	010000_00010_00010_0000000000000001
BNE R2, R4, #-15; // i!=n, go to outer loop (X)	110011_00010_00100_11111111111110001
NOP;	111111111111111111111111111111111
HLT;	111111111111111111111111111111111

10.6 Output of both the Processors

The values stored in the memory locations from 100 to 109 are listed below with change in time.


10.6.1 Output of Non-Pipelined Processor

20 Array:	20	50	10	30	70	40	60	80	100	90
1365 Array:	20	50	50	30	70	40	60	80	100	90
1375 Array:	20	50	50	30	70	40	60	80	100	90
1415 Array:	20	10	50	30	70	40	60	80	100	90
1425 Array:	20	10	50	30	70	40	60	80	100	90
1965 Array:	20	10	50	50	70	40	60	80	100	90
1975 Array:	20	10	50	50	79	40	60	80	100	90
2015 Array:	20	10	30	50	70	40	60	80	100	90
2025 Array:	20	10	30	50	70	40	60	80	100	90
3015 Array:	20	10	30	50	70	70	60	80	100	90
3025 Array:	20	10	30	50	70	70	60	80	100	90
3065 Array:	20	10	30	50	40	70	60	80	100	90
3075 Array:	20	10	30	50	40	70	60	80	100	90
3615 Array:	20	10	30	50	40	70	70	80	100	90
3625 Array:	20	10	30	50	40	70	70	80	100	90
3665 Array:	20	10	30	50	40	60	70	80	100	90
3675 Array:	20	10	30	50	40	60	70	80	100	90
5115 Array:	20	10	30	50	40	60	70	80	100	100
5125 Array:	20	10	30	50	40	60	70	80	100	100
5165 Array:	20	10	30	50	40	60	70	80	90	100
5175 Array:	20	10	30	50	40	60	70	80	90	100
6015 Array:	20	20	30	50	40	60	70	80	90	100
6025 Array:	20	20	30	50	40	60	70	80	90	100
6065 Array:	10	20	30	50	40	60	70	80	90	100
6075 Array:	10	20	30	50	40	60	70	80	90	100
7515 Array:	10	20	30	50	50	60	70	80	90	100
7525 Array:	10	20	30	50	50	60	70	80	90	100
7565 Array:	10	20	30	40	50	60	70	80	90	100
7575 Array:	10	20	30	40	50	60	70	80	90	100

10.6.2 Output of Pipelined Processor

20 Array:	20	50	10	30	70	40	60	80	100	90
275 Array:	20	50	50	30	70	40	60	80	100	90
285 Array:	20	10	50	30	70	40	60	80	100	90
375 Array:	20	10	50	50	70	40	60	80	100	90
385 Array:	20	10	30	50	70	40	60	80	100	90
545 Array:	20	10	30	50	70	70	60	80	100	90
555 Array:	20	10	30	50	40	70	60	80	100	90
645 Array:	20	10	30	50	40	70	70	80	100	90
655 Array:	20	10	30	50	40	60	70	80	100	90
885 Array:	20	10	30	50	40	60	70	80	100	100
895 Array:	20	10	30	50	40	60	70	80	90	100
1025 Array:	20	20	30	50	40	60	70	80	90	100
1035 Array:	10	20	30	50	40	60	70	80	90	100
1265 Array:	10	20	30	50	50	60	70	80	90	100
1275 Array:	10	20	30	40	50	60	70	80	90	100

10.7 Waveforms of the Signals for the above Program on the Pipellined Processor



10.8 Conclusion

As observed from the outputs of both processors, the first one takes 1276 units of time to compute the GCD, while the second one takes 7575 units. This results in a speed-up of $\frac{7575}{1275} \approx 5.941$.