

Cypress Mini-Studio HOTLink-On-Demand™ Video PHY Demo



Professional Video Market Trends

- Worldwide transition to digital video through 2010
- Growing consumer demand for HDTV
- Multi-format equipment most sought-after
- Growth in modular products for migration
- Decentralized production/editing environment




HOTLink-On-Demand[™] Video PHY Benefits

- Scalable and flexible Video PHY portfolio
 - Multi-channel support Single, Dual, Quads
 - Multi-format support Independent channel (SD/HD)
 - Multiple options Transmit, Receive, Reclocker
- Board layout and ease of use "No Assembly Required"
 - Integrated VCOs
 - Wide SMPTE jitter margin
 - No channel crosstalk
 - Failsafe clock
 - Single power rail


"Our goal is to team with best-in-class video solution providers to ensure that our customers receive the highest quality and function at a reasonable price," said John Abt, president, AJA Video Systems. "The HOTLink II video transceiver enables us to do just that by providing enhanced levels of integration and proven performance required to support our KONA HD video capture cards as well as several of our video converter products."



HOTLink-On-Demand™ Video Portfolio



Independent Channel Reclocking CYPRESS HOTLink II™ SERDES




- Multi-format support per channel
- Reclocking function on each channel – "Serial In, Serial Out"
- Failsafe clock
- Integrated VCOs
- Single power rail

CYV15G0404DXB Block Diagram



Quad Channel HOTLink II™ SERDES Features


CYV15G0401DXB-BGC



- Quad channel operation
- 0.2 1.5 GBd/channel
- Selectable 8B/10B coding
- Compliant to DVB-ASI, SMPTE-259M, SMPTE-292M
- Selectable serial inputs
- Redundant serial outputs
- Built In Self Test (BIST)

Quad Independent Channel CYPRESHOTLink IITM SERDES Features

CYV15G0403DXB-BGC




- Independent channel operation
- 0.2 1.5 GBd/channel
- Selectable 8B/10B coding
- Compliant to DVB-ASI, SMPTE-259M, SMPTE-292M
- Selectable serial inputs
- Redundant serial outputs
- Built In Self Test (BIST)




8

Cypress Mini-Studio Demo




CYV15G0404DXB Video Evaluation Board





Board Configuration


- Configure Board via USB FX2 device
- Configure HOTLink II using I2C via PSOC






FPGA IP

Independent Channel HLII Video Board




SMPTE 259 SMPTE 259 Scrambler/NRZI **Decrambler/NRZI Encoder Decoder SMPTE 292 SMPTE 292** Scrambler/NRZI **Decrambler/NRZI Encoder Decoder SMPTE 292 EG1/ SMPTE 259 EG1/** RP198/Grey RP178/Grey Generator Generator **SMPTE 259 CRC SMPTE 292 CRC** Checking as per Checking **RP165 SMPTE 259M-D** Auto rateand SMPTE 344M detection



Video Board Model for Demo


Channel D



Cypress Video Features Checklist

- Independent Channel Operation
 - **Broadcast Test Equipment**
 - Validated
- Integrated Transceiver Channels
- SMPTE Pathological Compliance
- ☐ High Ref Clock Input Tolerance
- Auto-Rate Detection
- □ Reclocker
- □ HD-SDI Support
- **□** Selectable Inputs
- ☐ Interfaces to Common EQ/CD
- □ Per-Channel Power-Down
- □ SD-SDI Support
- □ Redundant Outputs
- **■** SMPTE Jitter Compliance


- □ Low Power
- □ Cost Effective Solution
- Ease of Design





Channel A Demo


- **✓**Low Jitter
- ✓ 10-bit support (pin count)
- **☑**Cost Effective Solution
- **✓**Low Power






Cypress SD Transmit Jitter Generation Eye diagram

- SD Transmit Jitter Eye Diagram
- Broadband Histogram without SMPTE filter
- SMPTE Spec with Filter is .2UI or 740pS
- Histogram measurement is 200pS



Cypress HD Transmit Jitter Generation Eye diagram

- HD Transmit Jitter Eye Diagram
- Broadband Histogram without SMPTE filter
- •SMPTE Spec with Filter is .2UI or 135pS
- Histogram measurement is 76pS





Channel B Demo


FPGA


HOTLink

PSOC

FX2

- ☑ Redundant Outputs
- **☑** Power-Down Control
- ☑SD-SDI Support
- ✓ Interfaces to Common CD/EQ










Channel C Demo

- **☑**HD-SDI Support
- **☑**SD-SDI Support
- ✓ Auto Rate-detection

- **✓** Reclocker
- **☑**Selectable Serial Inputs







Cypress Video Features Checklist

- Independent Channel Operation
 - **Broadcast Test Equipment Validated**
- Integrated Transceiver Channels
- **SMPTE Pathological Compliance**
- **M** High Ref Clock Input Tolerance
- **M** Auto Rate-Detection
- **Reclocker**
- **M** HD-SDI Support
- **Selectable Inputs**
- Interfaces to Common EQ/CD
- Per-Channel Power-Down
- SD-SDI Support
- **M** Redundant Outputs
- **SMPTE** Jitter Compliance

- **1** Low Power
- **Cost Effective Solution**
- **T** Ease of Design



HOTLink-On-Demand Video Portfolio

| Device | Device Function | Samples | Production | |
|---------------|--|---------|--------------|--|
| CYV15G0101DXB | 1 Transceiver Channel | Now | Now | |
| CYV15G0104TRB | 1 Reclocking Deserializer + 1 Serializer | Now | Now | |
| CYV15G0203TB | 2 Independent Serializers | Now | October 2004 | |
| CYV15G0204RB | 2 Independent Deserializing Reclockers | Now | October 2004 | |
| CYV15G0201DXB | 2 Transceiver Channels | Now | Now | |
| CYV15G0402DXB | 4 Transceiver Channels (no DVB-ASI) | Now | Now | |
| CYV15G0204TRB | 2 Independent Reclocking Deserializers + 2 | Now | Now | |
| | Independent Serializers | | INOW | |
| CYV15G0403TB | 4 Independent Serializers | Now | October 2004 | |
| CYV15G0404RB | 4 Independent Deserializing Reclockers | Now | October 2004 | |
| CYV15G0401DXB | 4 Transceiver Channels | Now | Now | |
| CYV15G0403DXB | 4 Independent Transceiver Channels | Now | Now | |
| CYV15G0404DXB | 4 Independent Transceiver Channels w/ Reclocking | Now | Now | |
| | Deserializers | INOW | INOW | |



HOTLink-On-Demand Video Portfolio

| Device | # Transmitters | # Receivers | Reclocker | 8B/10B ENDEC | Independent Channels |
|---------------|----------------|-------------|-----------|-----------------|-------------------------|
| CYV15G0101DXB | 1 | 1 | | Х | |
| CYV15G0104TRB | 1 | 1 | Х | | |
| CYV15G0203TB | 2 | 0 | | | Х |
| CYV15G0204RB | 0 | 2 | Х | | Х |
| CYV15G0201DXB | 2 | 2 | | Х | |
| CYV15G0402DXB | 4 | 4 | | | |
| CYV15G0204TRB | 2 | 2 | Х | | Х |
| CYV15G0403TB | 4 | 0 | | | Х |
| CYV15G0404RB | 0 | 4 | Х | | Х |
| CYV15G0401DXB | 4 | 4 | | Х | |
| CYV15G0403DXB | 4 | 4 | | Х | Х |
| CYV15G0404DXB | 4 | 4 | Х | X | Х |



Part Number Decoder

What does "CYV15G0204TRB" mean?

$$CY + V + 15G + 0x + 0x + xx + B$$

Cypress Device

1.5Gbps **Support**

Function # of Rev

Channels

Device

Device Integration Silicon

Rev

Video

PHY

Device Function Rev:

01 – Original HOTLink II PHY

02 - Quad Port PHY only

03 - Independent Channel

04 - Independent Channel w/ Reclocking

Device Integration:

DX – Integrated Tx/Rx Channel

T – Transmit Only Channel


R – Receive Only Channel

TR – Independent Transmit and

Receive Pairs



Original HOTLink II™ SERDES



x1 Block Diagram

- 4 Devices, 195Mbps-1.5Gbps
- Single, Dual, or Quad Channels
- Data rate locked across all channels
- Integrated Transmit & Receive Channels
 - 3 Devices 8B/10B ENDEC

x1 - CYV15G0101DXB

x2 - CYV15G0201DXB


x4 - CYV15G0401DXB

•1 Device – no 8B/10B ENDEC

x4 - CYV15G0402DXB




Independent Channel HOTLink II™ SERDES



- Four channels in single device
- Integrated Transmit & Receive on each channel
- Variable data rate across each channel
- Selectable 8B/10B ENDEC on each channel

CYV15G0403DXB Block Diagram

Independent Channel Reclocking CYPRESS HOTLink IITM SERDES




CYV15G0404DXB Block Diagram

- Four channels in single device
- Integrated Transmit & Receive on each channel
- Variable data rate across each channel
- Selectable 8B/10B ENDEC on each channel
- Reclocking function on each channel – "Serial in, Serial Out"



Independent Serializing HOTLink II™ PHY



x2 Block Diagram


- Transmit-only Functionality
- Variable data rate across each channel
- Dual or Quad Channels

x2 - CYV15G0203TB

x4 - CYV15G0403TB



Independent Reclocking CYPRESS Deserializer HOTLink IITM PHY




x2 Block Diagram

- Receive-only with Optional Reclocking Functionality
- Variable data rate across each channel
- Dual or Quad Channels

x2 - CYV15G0204RB

x4 - CYV15G0404RB

Independent Serializer & Reclocking CYPRESS Deserializer HOTLink II™ PHY



x1 Pair Block Diagram

- Transmit & Receive Pair operate independently
- Variable data rate across each function
- Single or Dual Pairs

x1 - CYV15G0104TRB

x2 - CYV15G0204TRB