

Jens Kofod Hansen

GPS Synkroniseringsmodul

Bilag

Bachelorprojekt, April 2007

Jens Kofod Hansen

GPS Synkroniseringsmodul Bilag

Bachelorprojekt, April 2007

GPS synkroniseringsmodul, bilag

Rapporten er udarbejdet af:

Jens Kofod Hansen

Vejleder(e):

Thomas Holm Hansen - DK-Technologies A/S Gøsta Thuesen, Ørsted - DTU

Ørsted•DTU

Danmarks Tekniske Universitet Ørsteds Plads Bygning 348 2800 Kgs. Lyngby Denmark

www.oersted.dtu.dk
Tel: (+45) 45 25 38 00
Fax: (+45) 45 93 16 34
E-mail: info@oersted.dtu.dk

Udgivelsesdato: 10. April, 2007

Klasse: 2 (fortrolig)

Udgave: 1. udgave

Bemærkninger: Dette dokument indeholder bilag til rapporten.

Rettigheder: © DK-Technologies A/S, 2007

Bilag indhold

VHDL kildekode

C kildekode

GPS modul schematics

Udvalgte SMPTE LTC tidskodesider

Udvalgte NavSync databladssider

VHDL kildekode

Genlock main module

Clock kompensator

Genlock puls generator

LTC generator

I2C engine

Digital PLL

Constraint fil

```
Main module
 4:
 5: library IEEE;
 6: use IEEE.STD_LOGIC_1164.ALL;
7: use IEEE.STD_LOGIC_ARITH.ALL;
 8: use IEEE.STD_LOGIC_UNSIGNED.ALL;
 9:
10: -- bibliotek til brug af IBUFGDS (clock niveauer)
11: library UNISIM;
12: use UNISIM. VComponents.all;
13:
14: entity GPS_Genlock_Module is
15: port (
                                                           --clock positiv
                                                          --clock negativ
                                                              --SCL til I2C
                                                               --master reset
--dip 0 input
--dip 1 input
                                                               --dip 2 input
                                                         --dip 2 input

--dip 3 input

--10 MHz input fra GPS

--rød LED fra GPS
                                                          --grøn LED fra GPS
                                                                --1 Puls pr sekund fra GPS
29:
29:
30: --outputs
31: --ns_d_o : out std_logic; --genlock signal output
32: --h_d_o : out std_logic; --genlock signal output
33: --f_d_o : out std_logic; --genlock signal output
34: VCXO_ctrl_o : out std_logic; --VCXO-control output
35: --event_o : out std_logic; --eventpuls til GPS
36: --LTC_code_o : out std_logic; --LTC_code output
37: led0_o : out std_logic; --debug led
38: led1_o : out std_logic; --debug led
39:
50:);
51:
52: end GPS_Genlock_Module;
53:
54: architecture Behavioral of GPS_Genlock_module is
56: -- States til state-machine
57: type state_type is (start_up, wait_for_GPS, wait_for_PLL, wait_for_time,
   wait_for_1pps, stable, unstable);
58: signal kernel_state
                                     : state_type:=start_up;
59:
60: -- System signals -----
61: -- master clock
62: signal clk
                                             : std_logic; --148.5 MHz clock
63:
64: -- system resets
65: signal kernel_reset : std_logic;
66: signal master_reset : std_logic;
67:
68: -- system status variables
69: signal master_status_flag : std_logic;
70: signal PLL_status_flag : std_logic;
71: signal PLL_locked_flag : std_logic;
```

```
72: signal GPS_locked_flag : std_logic;
  73: signal PLL lock delayline : std logic vector (9 downto 0);
  74: signal sec_pulse_delayline : std_logic_vector (1 downto 0);
 75: signal sample_period : std_logic_vector (27 downto 0);
76: signal time_recieved : std_logic;
77: signal offset : std_logic_vector (31 downto 0);
  78:
  79: -- I2C signaler
 80: signal I2C_read_flag : std_logic;
81: signal I2C_read_delayline : std_logic_vector (1 downto 0);
 82: signal send_byte : std_logic_vector (7 downto 0);
83: signal recieved_byte : std_logic_vector (7 downto 0);
84: signal byte_count : std_logic_vector (2 downto 0);
85: signal I2C_reset : std_logic;
  86:
  87: -- System timing ------
  88: -- GPS PLL reference clock
  89: -- 1PPS free run
  90: signal sec_pulse
                                                  : std_logic;
 91: signal faster_tick : std_logic;
92: signal slower_tick : std_logic;
 93:
 94: signal GPS_10_mhz
                                                  : std_logic;
 95: signal GPS_ref_clk : std_logic;
96: signal GPS_ref_count : std_logic;
                                                  : std_logic_vector(4 downto 0);
 97:
 98: -- PLL decimeret output
99: signal clk_vcxo_dec : std_logic;
101: -- I2C interface komponent
102: component I2C_engine Port (
: in STD LOGIC;
          SCL_i : in STD_LOGIC,

SDA_io : inout STD_LOGIC;

send_byte_i : in STD_LOGIC_VECTOR (7 downto 0);

recieved_byte_o : out STD_LOGIC_VECTOR (7 downto 0);

address_i : in STD_LOGIC_VECTOR (6 downto 0);

cout STD_LOGIC_VECTOR (6 downto 0);
106:
107:
108:
109:
110:
111: );
112: end component;
113:
114: -- Digital PLL komponent
115: component digital_pll is
116: generic (
117: vcxo_d:
           vcxo_div_per : integer -- decimation of clk_i to pll, (594)
118: );
119: port (
120: clk_
120: clk_vcxo_i : in std_logic;
121: clk_ref_decimated_i : in std_logic;
122: clk_vcxo_dec_tick_o : out std_logic; -- tick at falling edge of decimated
123: pdm_o : out std_logic; -- tick at favcxo to phase comparator

124: clk_vcxo_decimated_o : out std_logic; -- for debug

125: lock_warning_o : out std_logic;

126: lock_error_o : out std_logic;

127: ext_make_shorter : in std_logic;

128: ext_make_longer

129:
                           : out std_logic; -- pulse density modulated signal
129: );
130: end component;
131:
132: component clock_compensate is
133: port (
              134:
          rst_i
                clk_i : in std_logic;
pps_i : in std_logic;
synth_pps_o : out std_logic;
phase_diff_o : out std_logic_vector(7 downto 0);
faster_tick : out std_logic;
slower_tick : out std_logic
135:
136:
137:
138:
139:
140:
141: );
142: end component;
```

```
143:
144: begin
145:
146.
147:
148: ----- Instansering af komponenter ------
149: -----
150:
       diff_buf_clk : IBUFGDS
151:
       generic map (IOSTANDARD => "LVDS 25 DT")
152:
        port map (
153:
           0 \Rightarrow clk,
154:
            I \Rightarrow clk_p_i
155:
            IB => clk_n_i);
156:
157:
        -- I2C interface til LTC encoder
158:
       I2C_interface: I2C_engine port map (
           reset_i => I2C_reset,
159:
160:
           clk_i => clk,
161:
           SCL_i => SCL_i,
           SDA_io => SDA_io,
162:
163:
            send_byte_i => send_byte,
           recieved_byte_o => recieved_byte,
address_i => "1010000",
164:
165:
166:
            byte_read_o => I2C_read_flag
167:
            );
168:
        -- PLL til VCXO med GPS 0.25 MHz som reference
169:
170:
      pll : digital_pll
       generic map(
171:
           vcxo_div_per => 594
172:
173:
174:
       port map (
175:
           clk vcxo i => clk,
176:
          clk_ref_decimated_i => GPS_ref_clk,
177:
           pdm_o => VCXO_ctrl_o,
178:
            clk_vcxo_decimated_o => clk_vcxo_dec,
179:
            --lock_error_o => led0_o,
180:
            lock_warning_o => PLL_locked_flag,
181:
            ext_make_longer => slower_tick,
182:
            ext_make_shorter => faster_tick
183:
       );
184:
185:
        pps_synth : clock_compensate port map (
186:
           rst_i => kernel_reset,
187:
            clk_i => clk,
188:
            pps_i => pps_i,
189:
            synth_pps_o => sec_pulse,
190:
            --phase_diff_o => send_byte,
191:
           faster_tick => faster_tick,
192:
            slower_tick => slower_tick
193:
        );
194:
195:
196: -----
197: ----- hovedkerne statemachine styring ------
198: -----
199:
       kernel_machine : process(master_reset, clk)
200:
       begin
201:
            if clk'event and clk='1' then
202:
               if master_reset='1' then
203:
                   kernel_state <= start_up;</pre>
204:
                else
205:
                   if kernel_state=start_up then
206:
                       kernel_state <= wait_for_GPS;</pre>
207:
                   elsif kernel_state=wait_for_GPS and GPS_locked_flag='1' then
208:
                       kernel_state <= wait_for_PLL;</pre>
                   elsif kernel_state=wait_for_PLL and PLL_status_flag='1' then
209:
210:
                       kernel_state <= wait_for_time;</pre>
211:
                   elsif kernel_state=wait_for_time and time_recieved='1' then
212:
                       kernel_state <= wait_for_1pps;</pre>
213:
                   elsif kernel_state=wait_for_1pps and sec_pulse_delayline = "01"
                       then
```

```
214:
                          kernel state <= stable;</pre>
215:
                      elsif kernel state=stable and GPS locked flag='0' then
216:
                          kernel_state <= unstable;</pre>
217:
                      elsif kernel_state=unstable and GPS_locked_flag='1' then
218:
                          kernel_state <= stable;</pre>
219:
                      end if;
220:
                 end if;
221:
             end if;
222:
         end process;
223:
224:
         kernel_machine_interpret : process(kernel_state)
225:
         begin
226:
             if kernel_state = start_up then
227:
                 kernel_reset <= '1';</pre>
                 I2C_reset <= '1';</pre>
228:
                 send_byte <= "00000001";
229:
230:
             elsif kernel_state = wait_for_GPS then
                 kernel_reset <= '1';</pre>
231:
                 I2C_reset <= '1';</pre>
232:
                 send_byte <= "00000010";
233:
234:
             elsif kernel_state = wait_for_PLL then
                 kernel_reset <= '1';
235:
                 I2C_reset <= '1';</pre>
236:
                 send_byte <= "00000011";
237:
238:
             elsif kernel state = wait for time then
239:
                 mcu_gpio1_io <= PLL_status_flag;</pre>
                 kernel_reset <= '1';</pre>
240:
241:
                 I2C_reset <= '0';</pre>
242:
                 send byte <= "00000100";
243:
             elsif kernel_state = wait_for_1pps then
                 kernel_reset <= '1';</pre>
244:
                 I2C reset <= '0';
245:
                 send byte <= "00000101";
246:
247:
             elsif kernel_state = stable then
                 kernel_reset <= '0';</pre>
248:
                 I2C_reset <= '0';</pre>
249:
                 send_byte <= "00000110";
250:
251:
             elsif kernel_state = unstable then
                 kernel_reset <= '0';</pre>
252:
253:
                 I2C reset <= '0';</pre>
                 send_byte <= "00000111";
254:
255:
             end if;
256:
        end process;
257:
258: -----
260: -----
261:
262:
         I2C_handling : process(clk, I2C_reset)
263:
         begin
264:
             if clk'event and clk= '1' then
265:
                 if I2C_reset = '1' then
                     byte_count <= "000";
266:
                     time_recieved <= '0';</pre>
267:
268:
269:
                      I2C_read_delayline <= I2C_read_delayline(0) & I2C_read_flag;</pre>
270:
271:
                      if I2C_read_delayline = "01" then
                         if recieved_byte = "10111011" then
272:
                              byte_count <= "000";</pre>
273:
274:
                          else
275:
                              byte_count <= byte_count + 1;</pre>
276:
                              case byte_count is
                                  when "001" =>
277:
278:
                                      offset(7 downto 0) <= recieved_byte;</pre>
                                  when "010" =>
279:
280:
                                      offset(15 downto 8) <= recieved_byte;
281:
                                  when "011" =>
282:
                                      offset(23 downto 16) <= recieved_byte;
                                  when "100" =>
283:
284:
                                      offset(31 downto 24) <= recieved_byte;
285:
                                  when others =>
```

```
286:
                                 287:
                          end case;
288:
                      end if;
289.
                   end if;
290:
291:
                   if byte count = "011" then
                      time_recieved <= '1';</pre>
292:
293:
294:
                      time recieved <= '0';
295:
                   end if:
296:
297:
               end if;
298:
           end if;
299:
      end process;
300:
301: -----
302: ----- master-signaler og clocks -----
303: -----
       --generer 250 KHz til PLL fra 10 MHz GPS clock
304:
305:
       GPS_ref_clk_gen : process(GPS_10_mhz, master_reset)
306:
       begin
307:
           if master_reset = '1' then
308:
               GPS_ref_count <= conv_std_logic_vector(19, 5);</pre>
               GPS_ref_clk <= '0';</pre>
309:
           elsif GPS 10 mhz'event and GPS 10 mhz='1' then
310:
311:
               GPS_ref_count <= GPS_ref_count-1;</pre>
312:
               if GPS_ref_count = 0 then
313:
                  GPS_ref_count <= conv_std_logic_vector(19, 5);</pre>
314:
                   GPS_ref_clk <= NOT GPS_ref_clk;</pre>
315:
               end if;
           end if:
316:
317:
        end process;
318:
319:
       --delay_line generator for div signaler
320:
       delayline_gen : process(clk, master_reset)
321:
        begin
322:
           if clk'event and clk='1' then
323:
               if master_reset='1' then
                  PLL_lock_delayline <= "0000000000";
324:
325:
                   sample_period <= conv_std_logic_vector(148499999, 28);</pre>
326:
                  sec_pulse_delayline <= "00";</pre>
327:
               else
328:
                   --intern 1 PPS delayline
329:
                   sec_pulse_delayline <= sec_pulse_delayline(0) & pps_i;</pre>
330:
331:
                   --PLL lock line
332:
                   if sample_period = 0 then
333:
                      sample_period <= conv_std_logic_vector(148499999, 28);</pre>
334:
                      PLL_lock_delayline <= PLL_lock_delayline(8 downto 0) & not
                          PLL_locked_flag;
335:
336:
                      if PLL_lock_delayline="1111111111" then
337:
                          PLL_status_flag <= '1';
338:
                      else
339:
                          PLL_status_flag <= '0';
340:
                      end if;
341:
                   else
342:
                      sample_period <= sample_period-1;</pre>
343:
                   end if;
344:
               end if;
           end if;
345:
346:
        end process;
347:
348:
349: -----
350: ----- hovedkerne signal-routing -----
351: -----
352:
      --output for LEDs (debuggig)
353:
       led0_o <= sec_pulse;</pre>
354:
       led1_o <= master_reset; --pps_i;</pre>
355:
356:
      --master signaler
```

```
Clock kompensator
 4:
 5: library IEEE;
 6: use IEEE.STD_LOGIC_1164.ALL;
7: use IEEE.STD_LOGIC_ARITH.ALL;
 8: use IEEE.STD_LOGIC_SIGNED.ALL;
 9:
10: entity clock_compensate is
11: port (
12:
                                 : in std_logic;
        rst_i
                                  : in std_logic;
: in std_logic;
13:
            clk_i
             pps_i
14:
                                     out std_logic;
             synth_pps_o : out std_logic;
phase_diff_o : out std_logic_
faster_tick : out std_logic;
slower_tick : out std_logic
15:
                                     out std_logic_vector(7 downto 0);
16:
17:
18:
19: );
20: end clock_compensate;
21:
22: architecture Behavioral of clock_compensate is
23: -- 1 pps syntese
24: signal sec_pulse
                                            : std_logic;
25: signal pps_count : sta_rogre_vector (28 downto 0);
26: signal phase_count : std_logic_vector (28 downto 0);
27: signal pps_i_delayline : std_logic_vector (1 downto 0);
28: signal pps_phase_diff : std_logic_vector (7 downto 0);
20: signal shorter pers : std_logic_vector (7 downto 0);
                                           : std logic vector (28 downto 0);
                                      std_logic_vector (7 downto 0);
std_logic_vector (7 downto 0);
std_logic;
29: signal shorter_pers
30: signal longer_pers
31: signal make_longer
31: signal make_longer : std_logic;
32: signal make_shorter : std_logic;
33: signal pps_first_time_flag : std_logic;
34:
35: begin
       --generer 1 Hz 50:50 puls i sync med 1PPS fra GPS
36:
37:
         pps_gen : process(clk_i, rst_i)
38:
          begin
39:
             if clk_i'event and clk_i='1' then
40:
                    if rst i='1' then
                        41:
42:
                        phase_count <= conv_std_logic_vector(74250000, 29);</pre>
                        sec_pulse <= '1';</pre>
43:
44:
                        pps_first_time_flag <= '1';</pre>
                        pps_i_delayline <= "00";</pre>
45:
                        shorter_pers <= "00000000";
46:
                        longer_pers <= "00000000";</pre>
47:
48:
                         --generer 50:50 duty cycle
49:
50:
                         if pps_count = 0 and sec_pulse = '1' then
51:
                             phase_count <= conv_std_logic_vector(74250000, 29);</pre>
52:
                             pps_count <= conv_std_logic_vector(74249999, 29);</pre>
                             sec_pulse <= '0';
53:
                         elsif pps_count = 0 and sec_pulse = '0' then
54:
55:
                             pps_count <= conv_std_logic_vector(74249999, 29);</pre>
56:
                             sec_pulse <= '1';
57:
                         else
58:
                             phase_count <= phase_count-1;</pre>
                             pps_count <= pps_count-1;</pre>
59:
60:
                        end if;
61:
62:
                         -- synkroniser med GPS 1PPS, efter stabilisering ved opstart
63:
                        pps_i_delayline(1) <= pps_i_delayline(0);</pre>
64:
                        pps_i_delayline(0) <= pps_i;</pre>
65:
66:
                         if pps_i_delayline = "01" and pps_first_time_flag = '1' then
67:
                             pps_count <= conv_std_logic_vector(74249999, 29);</pre>
68:
                             pps_first_time_flag <= '0';</pre>
69:
70:
                         -- mål faseforskydning på free-run pps og GPS PPS
71:
                         elsif pps_i_delayline = "01" and pps_first_time_flag = '0' then
                             pps_phase_diff <= phase_count(7 downto 0);</pre>
72:
```

```
73:
 74:
                            --positiv forskydning
 75:
                            if phase_count > 0 then
 76:
                                shorter_pers <= shorter_pers + 1;</pre>
 77:
                                longer_pers <= "00000000";
 78:
 79:
                                if shorter_pers > "00000011" then
                                     slower_tick <= '1';</pre>
80:
81:
                                     shorter_pers <= "00000000";
 82:
                                end if;
83:
 84:
                            --negativ forskydning
 85:
                            elsif phase_count < 0 then</pre>
 86:
                                longer_pers <= longer_pers + 1;</pre>
                                shorter_pers <= "00000000";
 87:
88:
 89:
                                if longer_pers > "00000011" then
90:
                                     faster_tick <= '1';
                                     longer_pers <= "00000000";</pre>
91:
92:
                                end if;
 93:
                            --ingen forskydning
94:
95:
                                longer_pers <= "00000000";</pre>
                                shorter_pers <= "00000000";
 96:
 97:
98:
                       else
99:
                            faster_tick <= '0';</pre>
                            slower_tick <= '0';</pre>
100:
101:
                       end if;
102:
103:
                   end if; --reset = '1'
104:
              end if; -- clk'event
105:
         end process;
106:
107:
          synth_pps_o <= sec_pulse;</pre>
108:
         phase_diff_o <= pps_phase_diff;</pre>
109:
110: end Behavioral;
111:
112:
```

pulse_gen.vhd 1 / 1

```
1: -----
 2: --
                     Pulse generator
 3: -----
 4:
 5: library IEEE;
 6: use IEEE.STD_LOGIC_1164.ALL;
7: use IEEE.STD_LOGIC_ARITH.ALL;
 8: use IEEE.STD_LOGIC_UNSIGNED.ALL;
 9:
10: entity pulse_gen is
       Port ( clk_i : in STD_LOGIC;
11:
12:
                rst_i : in STD_LOGIC;
                per_hi_i : in STD_LOGIC_VECTOR (19 downto 0);
per_lo_i : in STD_LOGIC_VECTOR (19 downto 0);
per_offset_i : in STD_LOGIC_VECTOR (7 downto 0);
13:
14:
15:
                pulse_o : out STD_LOGIC;
16:
                start_state_i : in STD_LOGIC);
17:
18: end pulse_gen;
19:
20: architecture Behavioral of pulse_gen is
21:
22: signal pulse_state :
                             std_logic;
23: signal count
                               : std_logic_vector(19 downto 0);
24:
25: begin
26:
27:
         count_period : process(clk_i, rst_i, start_state_i, per_offset_i )
28:
         begin
29:
             --reset
             if rst_i = '1' then
30:
31:
                 --set start state, og count for reset
32:
                 pulse_state <= start_state_i;</pre>
33:
                 count <= "000000000000" & per offset i;
34:
35:
             elsif clk_i'event and clk_i='1' then
                 if count = 0 then
36:
37:
                      if pulse_state = '0' then
                          pulse_state <= '1';</pre>
38:
39:
                          count <= per_hi_i;</pre>
40:
41:
                          pulse_state <='0';</pre>
42:
                          count <= per_lo_i;</pre>
43:
                      end if;
44:
                  else
45:
                      count <= count - 1;</pre>
46:
                  end if;
             end if;
47:
48:
        end process count_period;
49:
50:
         pulse_o <= pulse_state;</pre>
51:
52: end Behavioral;
53:
```

54:

LTC_generator.vhd 1 / 4

```
LTC generator
 4:
 5: library IEEE;
 6: use IEEE.STD_LOGIC_1164.ALL;
7: use IEEE.STD_LOGIC_ARITH.ALL;
 8: use IEEE.STD_LOGIC_UNSIGNED.ALL;
 9:
10: entity LTC_generator is
11: Port ( hours_i : in STD_LOGIC_VECTOR (7 downto 0);
12:
                   mins_i : in STD_LOGIC_VECTOR (7 downto 0);
secs_i : in STD_LOGIC_VECTOR (7 downto 0);
13:
14:
                    format_select_i :
                                            in STD_LOGIC_VECTOR (1 downto 0);
                 rst_i : in STD_LOGIC;
clk_i : in STD_LOGIC;
15:
                                             -- 148.5 MHz master clock
16:
                 ltc_code_o : out STD_LOGIC);
17:
18: end LTC_generator;
19:
20: architecture Behavioral of LTC_generator is
21:
22: --main signals
23: signal format_select : STD_LOGIC_VECTOR(1 downto 0); --valg af 24, 25 og 30/1,
         001 FPS
24:
25: --modulation clock signals
26: signal ltc_clock_tick : STD_LOGIC;
27: signal period_count : STD_LOGIC_VECTOR (15 downto 0); --downclock tæller
28: signal period_num_count : STD_LOGIC_VECTOR (3 downto 0); --tæller for lange/korte
         perioder
29: signal long_short_select: STD_LOGIC:='0'; --skifter mellem at tælle korte='0'/lange
        ='1' perioder
30:
31: --24 FPS
32: constant long_per_24_FPS : STD_LOGIC_VECTOR (15 downto 0):="1001011100010000"; 33: constant short_per_24_FPS : STD_LOGIC_VECTOR (15 downto 0):="1001011100001111"; 34: constant long_per_24_numof : STD_LOGIC_VECTOR (3 downto 0):="0111";
35: constant short_per_24_numof: STD_LOGIC_VECTOR (3 downto 0):="0001";
36:
37: --25 FPS
38: constant long_per_25_FPS : STD_LOGIC_VECTOR (15 downto 0):="1001000100000101"; 39: constant short_per_25_FPS : STD_LOGIC_VECTOR (15 downto 0):="1001000100000101"; 40: constant long_per_25_numof : STD_LOGIC_VECTOR (3 downto 0):="0011";
41: constant short_per_25_numof: STD_LOGIC_VECTOR (3 downto 0):="0011";
42:
43: --30/1,001 FPS
44: constant long_per_30_FPS
                                   : STD_LOGIC_VECTOR (15 downto 0):="01111000111111111";
45: constant short_per_30_FPS : STD_LOGIC_VECTOR (15 downto 0):="0111100011111000";
46: constant long_per_30_numof : STD_LOGIC_VECTOR (3 downto 0):="0001";
47: constant short_per_30_numof: STD_LOGIC_VECTOR (3 downto 0):="1111";
48:
49:
50: --biphase modulated frame signals
51: signal bit_count : STD_LOGIC_VECTOR (7 downto 0);
52: signal biphase_code : STD_LOGIC;
53: signal ltc_frame
                                   : STD_LOGIC_VECTOR (79 downto 0);
54:
55: --timing frame signal
56: signal hours_tens
                                  : STD_LOGIC_VECTOR (1 downto 0);
                           : STD_LOGIC_VECTOR (1 downto
: STD_LOGIC_VECTOR (3 downto 0);
57: signal hours_units
                           : STD_LOGIC_VECTOR (2 downto 0);
: STD_LOGIC_VECTOR (3 downto 0);
58: signal mins_tens
59: signal mins_units
60: signal secs_tens
                                   : STD_LOGIC_VECTOR (2 downto 0);
                                : STD_LOGIC_VECTOR (3 downto 0);
: STD_LOGIC_VECTOR (0 to 1);
61: signal secs_units
62: signal frame_tens
63: signal frame_units : STD_LOGIC_VECTOR (0 to 3);
64:
66: constant BG
                                    : STD_LOGIC_VECTOR (3 downto 0):="0000";
67:
68: signal down_clk : STD_LOGIC_VECTOR(3 downto 0);
69:
```

LTC_generator.vhd 2 / 4

```
70: begin
         format select <= format select i;</pre>
 72:
 73:
         code_generator : process(clk_i, rst_i)
 74:
         begin
 75: ---
              --LTC reset
 76:
              if rst_i = '1' then
 77:
 78:
                   bit count <= conv std logic vector(0, 8);
 79:
                   hours_tens <= hours_i(4) & hours_i(5);
 80:
                   hours_units <= hours_i(0) & hours_i(1) & hours_i(2) & hours_i(3);</pre>
 81:
                  mins_tens <= mins_i(4) & mins_i(5) & mins_i(6);
 82:
                   mins_units <= mins_i(0) & mins_i(1) & mins_i(2) & mins_i (3);</pre>
 83:
                   secs_tens <= secs_i(4) & secs_i(5) & secs_i(6);</pre>
 84:
                   secs_units \le secs_i(0) \& secs_i(1) \& secs_i(2) \& secs_i(3);
                   frame_tens <= "00";</pre>
 85:
                   frame_units <= "0000";
 86:
 87:
 88:
                   ltc_clock_tick <= '0';</pre>
 89:
                   long_short_select <= '0';</pre>
                   period count <= "0000000000000001";</pre>
 90:
 91:
                   period_num_count <= "0001";</pre>
 92:
 93: ----
 94:
             --LTC clock gen
 95:
              elsif clk_i'event and clk_i='1' then
 96:
                  period_count <= period_count-1;</pre>
 97:
 98:
                   case format_select is
                       --generate 24 FPS clock
 99:
                       when "00" =>
100:
101:
                            if period_count = 1 then
102:
                                ltc clock tick <= '1';</pre>
103:
                                period_num_count <= period_num_count-1;</pre>
104:
105:
                                if period_num_count = 1 and long_short_select = '1' then
106:
                                     long_short_select <= '0';</pre>
107:
                                     period_num_count <= long_per_24_numof;</pre>
                                elsif period_num_count = 1 and long_short_select = '0' then
108:
109:
                                     long short select <= '1';</pre>
110:
                                     period_num_count <= short_per_24_numof;</pre>
111:
                                end if;
112:
113:
                                if long_short_select = '0' then
114:
                                    period_count <= long_per_24_FPS;</pre>
115.
116:
                                     period_count <= short_per_24_FPS;</pre>
117:
                                end if;
118:
119:
                                ltc_clock_tick <= '0';</pre>
                            end if;
120:
                       --generate 25 FPS clock
121:
                       when "01" =>
122:
123:
                            if period_count = 1 then
124:
                                ltc clock tick <= '1';</pre>
125:
                                period_num_count <= period_num_count-1;</pre>
126:
127:
                                if period_num_count = 1 and long_short_select = '1' then
128:
                                     long_short_select <= '0';</pre>
129:
                                     period_num_count <= long_per_25_numof;</pre>
130:
                                elsif period_num_count = 1 and long_short_select = '0' then
131:
                                     long_short_select <= '1';</pre>
132:
                                     period_num_count <= short_per_25_numof;</pre>
133:
                                end if;
134:
135:
                                if long_short_select = '0' then
136:
                                     period_count <= long_per_25_FPS;</pre>
137:
138:
                                     period_count <= short_per_25_FPS;</pre>
139:
                                end if;
140:
                            else
141:
                                ltc_clock_tick <= '0';</pre>
```

LTC_generator.vhd 3 / 4

```
end if;
142:
143:
                       --generate 30 FPS clock
144:
                       when "10" =>
145.
                           if period_count = 1 then
146:
                               ltc_clock_tick <= '1';</pre>
147:
                               period num count <= period num count-1;
148:
149:
                               if period_num_count = 1 and long_short_select = '1' then
                                    long_short_select <= '0';</pre>
150:
151:
                                    period_num_count <= long_per_30_numof;</pre>
                               elsif period_num_count = 1 and long_short_select = '0' then
152:
153:
                                    long_short_select <= '1';</pre>
154:
                                    period_num_count <= short_per_30_numof;</pre>
155:
                               end if;
156:
                               if long_short_select = '0' then
157:
158:
                                   period_count <= long_per_30_FPS;</pre>
159:
160:
                                    period_count <= short_per_30_FPS;</pre>
161:
                               end if;
162:
                           else
163:
                               ltc_clock_tick <= '0';</pre>
                           end if;
164:
165:
                       when others =>
166:
                          null;
167:
                  end case;
168:
169: -----
170:
                 if ltc clock tick = '1' then
171:
                      down clk <= down clk +1;
172:
173:
                      bit count <= bit count-1;
174:
                       --for hver frame
175:
                       if bit count = 0 then
176:
                           bit_count <= conv_std_logic_vector(159, 8);</pre>
177:
                           hours_tens <= hours_i(4) & hours_i(5);</pre>
178:
                           hours_units <= hours_i(0) & hours_i(1) & hours_i(2) & hours_i(3)
179:
                           mins_tens <= mins_i(4) & mins_i(5) & mins_i(6);</pre>
                           mins\_units \le mins\_i(0) \& mins\_i(1) \& mins\_i(2) \& mins\_i (3);
180:
181:
                           secs_tens <= secs_i(4) & secs_i(5) & secs_i(6);</pre>
182:
                           secs_units \le secs_i(0) \& secs_i(1) \& secs_i(2) \& secs_i(3);
183:
184:
                            --opdater 80 bits i LTC frame
                           ltc_frame <= frame_units & BG & frame_tens & "00" & BG &
185:
                               secs_units & BG & secs_tens & "0" & BG & mins_units & BG &
                               mins_tens & "0" & BG & hours_units & BG & hours_tens & "00"
                               & BG & sync_word;
186:
187:
                           if down_clk = "1111" then
188.
                                --tæl frames
189:
                                frame_units <= frame_units + 1;</pre>
190:
                               if frame_units = "1001" then
191:
                                    frame tens <= frame tens + 1;</pre>
192:
193:
                                    frame_units <= "0000";
194:
                               end if;
195:
                           end if;
196:
197:
                           --reset frame tæller
198:
                           case format_select is
199:
                               --24 FPS
200:
                               when "00" =>
                                    if frame_tens = "10" and frame_units = "0011" then
201:
                                        frame_tens <= "00";</pre>
202:
                                        frame_units <= "0000";</pre>
203:
204:
                                    end if;
                               --25 FPS
205:
                               when "01" =>
206:
                                    if frame_tens = "01" and frame_units = "0010" then
207:
208:
                                        frame_tens <= "00";
                                        frame_units <= "0000";</pre>
209:
```

LTC_generator.vhd 4 / 4

```
end if;
210:
211:
                               --30 FPS
212:
                               when "10" =>
                                   if frame_tens = "01" and frame_units = "1001" then
213:
                                        frame_tens <= "00";</pre>
214:
                                        frame units <= "0000";
215:
216:
                                   end if;
                               --others = 25 FPS
217:
218:
                               when others =>
                                   if frame_tens = "01" and frame_units = "0010" then
219:
                                       frame_tens <= "00";
220:
221:
                                       frame_units <= "0000";</pre>
222:
                                   end if;
223:
                           end case;
224:
                      end if;
225:
226:
                      --for hver bit
227:
                      if bit_count(0) = '0' then
228:
                           biphase_code <= not biphase_code;</pre>
229:
                      elsif bit_count(0)='1' and ltc_frame(conv_integer(bit_count(7)))
230:
                           downto 1)))='1' then
231:
                           biphase_code <= not biphase_code;</pre>
                      end if;
232:
                  end if;
233:
             end if; -- ltc_clock_tick = '1'
234:
235:
         end process code_generator;
236:
237:
         ltc_code_o <= biphase_code;</pre>
238: end Behavioral;
239:
240:
```

I2C_engine.vhd 1 / 3

```
I2C engine
 4:
 5: library IEEE;
 6: use IEEE.STD_LOGIC_1164.ALL;
7: use IEEE.STD_LOGIC_ARITH.ALL;
 8: use IEEE.STD_LOGIC_UNSIGNED.ALL;
 9:
10: entity I2C_engine is
                                   : in STD_LOGIC;
11: Port ( reset_i
                 clk_i
12:
                                      : in STD_LOGIC;
13:
                 SCL_i
                                         : in STD_LOGIC;
                 SDA_io     : inout STD_LOGIC;
send_byte_i     : in STD_LOGIC_VECTOR (7 downto 0);
14:
15:
                 recieved_byte_o : out     STD_LOGIC_VECTOR (7 downto 0);
16:
                   address_i : in STD_LOGIC_VECTOR (6 downto 0);
byte_read_o : out STD_LOGIC
17:
18:
19:
20: end I2C_engine;
21:
22: architecture Behavioral of I2C_engine is
23: signal SDA
                                     : STD_LOGIC;
24: signal SCL
                                     : STD LOGIC;
25: signal SDA_out
                                    : STD LOGIC;
26: signal SDA_in
                                    : STD_LOGIC;
                                : STD_LOGIC;
27: signal SDA_delay
28: signal SCL_delay
                                     : STD_LOGIC;
20: Signal SCL_delay : STD_LOGIC;
29: signal SDA_rise_flag : STD_LOGIC;
30: signal SDA_fall_flag : STD_LOGIC;
31: signal SCL_rise_flag : STD_LOGIC;
32: signal SCL_fall_flag : STD_LOGIC;
33:
34: signal bit_count
35: signal command
                                   : integer range 0 to 8:=0;
                                : STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
36: signal recieved_byte
                                : STD_LOGIC_VECTOR(21 downto 0);
37: signal time_out
38: signal RW_dir
                                     : STD_LOGIC;
39:
40: -- States til state-machine
41: type state_type is (idle, read_command, read_byte, write_byte, give_ack_command,
       give_ack_byte);
42: signal state
                                    : state_type:=idle;
43:
44: begin
45:
        --SDA og SCL delay line
46:
         signal_reclocking: process (reset_i, clk_i)
47:
         begin
              if reset_i = '1' then
48:
49:
                  SDA <= '1';
50:
                  SDA_delay <= '1';
51:
                   SCL <= '1';
52:
                  SCL_delay <= '1';</pre>
53:
              elsif clk_i'event and clk_i = '1' then
54:
                  SDA <= SDA in;
55:
                  SDA_delay <= SDA;
56:
                  SCL <= SCL_i;
                  SCL_delay <= SCL;</pre>
57:
58:
              end if;
59:
         end process signal_reclocking;
60:
61:
62:
         --SDA og SCL event-monitor. Sætter flag højt ved stigende eller faldende flanke
63:
         I2C_event: process (reset_i, clk_i)
64:
         begin
65:
              if reset_i = '1' then
                  SDA_rise_flag <= '0';</pre>
66:
                   SDA_fall_flag <= '0';</pre>
67:
                   SCL_rise_flag <= '0';</pre>
68:
                  SCL_fall_flag <= '0';</pre>
69:
70:
              elsif clk_i'event and clk_i = '1' then
71:
                   --SDA events
```

I2C_engine.vhd 2 / 3

```
72:
                   if SDA = '1' and SDA_delay = '0' then
 73:
                       SDA fall flag <= '0';
                       SDA_rise_flag <= '1';</pre>
 74:
                   elsif SDA = '0' and SDA_delay = '1' then
 75:
 76:
                       SDA_rise_flag <= '0';</pre>
 77:
                       SDA fall flag <= '1';
 78:
                   else
 79:
                       SDA_rise_flag <= '0';</pre>
80:
                       SDA fall flag <= '0';
 81:
                   end if;
 82:
                   --SCL events
 83:
                   if SCL = '1' and SCL\_delay = '0' then
 84:
                       SCL_fall_flag <= '0';</pre>
 85:
                       SCL_rise_flag <= '1';</pre>
                   elsif SCL = '0' and SCL_delay = '1' then
 86:
                       SCL_rise_flag <= '0';</pre>
 87:
                       SCL_fall_flag <= '1';</pre>
 88:
 89:
90:
                       SCL_rise_flag <= '0';</pre>
91:
                       SCL_fall_flag <= '0';</pre>
                   end if;
 92:
93:
              end if;
94:
          end process I2C_event;
95:
96:
97:
          --I2C maskine, fortolker SDA og SCL og sætter pågældende states
          I2C_machine: process (reset_i, clk_i)
98:
99:
         begin
100:
              if reset i = '1' then
                   state <= idle;
101:
                   bit_count <= 0;</pre>
102:
                   time_out <= conv_std_logic_vector(0, 22);</pre>
103:
104:
                   RW dir <= '0';
105:
106:
              elsif clk_i'event and clk_i='1' then
107:
              --reset timer
108:
              time_out <= time_out + 1;</pre>
109:
110:
              --I2C-start
                  if SCL = '1' and SDA_fall_flag = '1' and state = idle then
111:
112:
                       bit_count <= 0;
113:
                       time_out <= conv_std_logic_vector(0, 22);</pre>
114:
                       state <= read_command;</pre>
115:
              --I2C-stop
116:
                  elsif SCL = '1' and SDA_rise_flag = '1' then
117:
                       state <= idle;</pre>
118:
119:
              --læs kommando+adresse/byte ind bitvist
120:
                   elsif SCL_rise_flag = '1' then
121:
                       time_out <= conv_std_logic_vector(0, 22);</pre>
122:
123:
                       --command
124:
                       if state = read_command then
125:
                            if bit_count/=8 then
                                command(7-bit_count) <= SDA;</pre>
126:
127:
                                bit_count <= bit_count + 1;</pre>
128:
                            end if;
129:
130:
                       --byte
131:
                       elsif state = read_byte then
132:
                            if bit_count/=8 then
133:
                                recieved_byte(7-bit_count) <= SDA;</pre>
134:
                                bit_count <= bit_count + 1;</pre>
135:
                            end if;
136:
                       end if; -- State = read_command/read_byte
137:
                   elsif SCL_fall_flag = '1' then
138:
139:
                       if bit_count /= 8 and state = write_byte then
140:
                            SDA_out <= send_byte_i(7-bit_count);</pre>
141:
                            bit_count <= bit_count + 1;</pre>
142:
                       end if;
143:
```

I2C_engine.vhd 3 / 3

```
144:
                       if bit_count = 8 and (state = write_byte or state = read_byte) then
145:
                           rw dir<='1';
                           SDA_out <= '0';
146:
147:
                           recieved_byte_o <= recieved_byte;</pre>
148:
                           state<=give_ack_byte;
149:
                           byte read o <= '1';
150:
151:
                       elsif bit_count = 8 and state = read_command then
                           if command(7 downto 1) = address i then
152:
153:
                               rw_dir <= '1';
                               SDA_out <= '0';
154:
155:
                               state <= give_ack_command;</pre>
156:
                           --forkert adresse -> idle
157:
158:
                               state <= idle;</pre>
159:
                           end if; --endif command = adresse
160:
161:
                       elsif state = give_ack_command then
                           if command(0) = '0' then
162:
163:
                               rw_dir <= '0';
164:
                               bit_count <= 0;
165:
                               state <= read_byte;</pre>
166:
                           else
                               rw_dir <= '1';
167:
                               bit_count <= 1;</pre>
168:
169:
                               SDA_out <= send_byte_i(7);</pre>
170:
                               state <= write_byte;</pre>
171:
                           end if; --endif command(0)
172:
173:
                       elsif state = give_ack_byte then
174:
                           rw_dir <= '0';
175:
                           byte read o <= '0';
176:
                           state<=idle;
177:
                       end if;
178:
179:
                  elsif state = idle then
                       rw_dir <= '0';
180:
181:
                       byte_read_o <= '0';</pre>
182:
183:
              --Ellers gør intet, indtil der er time-out (25 ms)
184:
                  else
185:
                       if time_out = conv_std_logic_vector(3712500, 22) then
186:
                          state <= idle;</pre>
187:
                       end if;
188:
                  end if;
              end if; -- clk_i'event
189:
         end process I2C_machine;
190:
191:
192:
         --tristate controller for I2C SDA IO
193:
         with RW_dir select
194:
              SDA_io <= SDA_out when '1',
195:
                           'Z' when others;
196:
197:
         SDA_in <= SDA_io;</pre>
199: end Behavioral;
200:
```

201:

digital_pll.vhd 1 / 5

```
Digital PLL
  4:
  5: library ieee;
 6: USE ieee.STD_LOGIC_1164.ALL;
7: USE ieee.std_logic_arith.all;
  8: USE ieee.std_logic_signed.all;
  9:
10: entity digital_pll is
11: generic (
        vcxo_div_per : integer -- decimation of clk_i to pll, (495/
12:
              500)
13:
        );
     port (
14:
        clk_vcxo_i : in std_logic;
clk_ref_decimated_i : in std_logic;
clk_vcxo_dec_tick_o : out std_logic; -- tick at falling edge of decimated
15:
16:
17:
             vcxo to phase comparator
18: pdm_o : out std_logic; -- pulse density modulated signal
19: clk_vcxo_decimated_o : out std_logic; -- for debug
20: lock_warning_o : out std_logic;
21: lock_error_o : out std_logic;
22: ext_make_shorter : in std_logic;
23: ext_make_longer : in std_logic
24: ).
24: );
25: end digital_pll;
26:
27: architecture behavioral of digital pll is
28:
29: -- phase detector:
30: signal clk_ref_dec_delayed
                                                   : std logic vector(2 downto 0);
31: signal clk_ref_dec_dac_en_delayed : std_logic_vector(2 downto 0);
32:
33: signal clk_ref_dec_rising
                                                     : std_logic;
                                                   : std_logic_vector(6 downto 0);
34: signal per_end_load_pos_index
35: signal make_shorter
                                                     : std_logic;
36: signal make_longer
37: signal phase_count
                                                     : std_logic;
                                                   : std_logic_vector(9 downto 0);
38: signal period_end_delayed : std_logic_vector(3 downto 0);
39: signal phase_diff : std_logic_vector(10 downto 0);
40: signal phase_diff_limit : std_logic_vector(10 downto 0);
41: signal ext_make_shorter_flag : std_logic;
42: signal ext_make_longer_flag : std_logic;
43: signal ext_make_longer_delayline : std_logic_vector(1 downto 44: signal ext_make_shorter_delayline : std_logic_vector(1 downto 0);
                                                     : std_logic_vector(1 downto 0);
                                                              : std_logic;
45: signal clear_flag
46:
47: -- dac:
48: signal dac_input
                                                    : std_logic_vector(15 downto 0);
49: signal dac_enable
                                                    : std_logic;
50: signal pdm_low
                                                     : std_logic;
51: signal dac_enable_count
                                                    : std_logic_vector(4 downto 0);
                                                   : std_logic_vector(16 downto 0);
52: signal dac_int_reg
53:
54: --loop filter:
55: signal phase_diff_sign_vector : std_logic_vector(20 downto 0);
56: signal phase_diff_extended : std_logic_vector(31 downto 0);
57: signal lf_input_sum : std_logic_vector(31 downto 0);
58: signal lf_int_limit : std_logic_vector(30 downto 0);
58: signal lf_int_limit
59: signal lf_int_reg
                                                     : std_logic_vector(30 downto 0);
                                                     : std_logic_vector(30 downto 0);
60: signal lf_output_sum
                                                   : std_logic_vector(16 downto 0);
61: signal lf_output
                                                    : std_logic_vector(15 downto 0);
62:
63: constant zeros
                                                     : std_logic_vector(21 downto 0) := "
          : integer := -9; --[-15;0]
64: constant alpha
65: constant beta
                                                     : integer := 5; --[1;6]
66:
67:
68: begin
69:
```

digital_pll.vhd 2 / 5

```
70:
 72: -- Phase detector:
 73: -----
 74: ref_rising_generation : process (clk_vcxo_i)
 75: begin
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
 76:
 77:
            clk_ref_dec_delayed <= clk_ref_dec_delayed(1 downto 0) & clk_ref_decimated_i;</pre>
 78:
            if clk ref dec delayed(2 downto 1) = "01" then
 79:
               clk_ref_dec_rising <= '1';</pre>
 80:
            else
 81:
              clk_ref_dec_rising <= '0';</pre>
 82:
           end if;
 83:
        end if;
 84: end process;
 85:
 86: per_end_load_pos_index <= period_end_delayed(2 downto 0) & make_shorter &
         make_longer & ext_make_shorter_flag & ext_make_longer_flag;
 87:
 88: vcxo_div_counting : process (clk_vcxo_i)
 89: begin
 90:
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
 91:
              ext_make_shorter_delayline(1) <= ext_make_shorter_delayline(0);</pre>
              ext_make_shorter_delayline(0) <= ext_make_shorter;</pre>
 92:
 93:
94:
              ext_make_longer_delayline(1) <= ext_make_longer_delayline(0);</pre>
 95:
              ext_make_longer_delayline(0) <= ext_make_longer;</pre>
 96:
              if ext_make_longer_delayline = "01" then
 97:
                  ext_make_longer_flag <= '1';</pre>
 98:
              elsif ext_make_shorter_delayline = "01" then
99:
100:
                 ext make shorter flag <= '1';
              elsif clear flag = '1' then
101:
102:
                  ext_make_shorter_flag <= '0';</pre>
103:
                  ext_make_longer_flag <= '0';</pre>
104:
              end if;
105:
106:
            case per_end_load_pos_index is
107:
                  when "0100000" | "0101100" => -- normal count load position, normal
                      period:
108:
                      phase_count <= conv_std_logic_vector((vcxo_div_per-1)/2,10);</pre>
                  when "0011000" | "0010010" \Rightarrow -- 1 before normal count load position,
109:
                      shorter period:
110:
                      phase_count <= conv_std_logic_vector((vcxo_div_per-1)/2,10);</pre>
                      clear_flag <= '1';
111:
                  when "1000100" | "1000001" => -- 1 after normal count load position,
112:
                      longer period:
113:
                      phase_count <= conv_std_logic_vector((vcxo_div_per-1)/2,10);</pre>
114:
                      clear_flag <= '1';</pre>
115.
                  when others =>
                      phase_count <= phase_count - 1;
clear_flag <= '0';</pre>
116:
117:
118:
            end case;
        end if;
119 •
120: end process;
122: make_longer_generation: process (clk_vcxo_i)
123: begin
124:
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
            if period_end_delayed(0) = '1' and clk_ref_dec_rising = '1' then
125:
126:
               make_longer <= '1';</pre>
127:
            elsif period_end_delayed(2) = '1' then
128:
              make_longer <= '0';</pre>
129:
           end if;
130:
        end if;
131: end process;
132:
133: make_shorter_generation : process (clk_vcxo_i)
134: begin
135:
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
136:
            if period_end_delayed(3) = '1' and clk_ref_dec_rising = '1' then
137:
               make_shorter <= '1';</pre>
```

digital_pll.vhd 3 / 5

```
elsif period_end_delayed(2) = '1' then
138:
            make_shorter <= '0';</pre>
140:
          end if;
141:
       end if;
142: end process;
143:
144: period_end_delayed_generation : process (phase_count, clk_vcxo_i)
145: begin
146:
       if phase count = conv std logic vector((2-vcxo div per)/2,10) then
          period_end_delayed(0) <= '1';</pre>
147:
148:
        else
149:
         period_end_delayed(0) <= '0';</pre>
150:
        end if;
151:
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
152:
          period_end_delayed(3 downto 1) <= period_end_delayed(2 downto 0);</pre>
153:
        end if:
154: end process;
155:
156: phase_diff_generation : process (clk_vcxo_i)
157: begin
158:
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
           if clk_ref_dec_rising = '1' then
159:
              phase_diff <= phase_count & '1';</pre>
160:
           end if;
161:
162:
       end if;
163: end process;
164:
165: clk_vcxo_decimated_generation : process (clk_vcxo_i)
166: begin
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
167:
          clk_vcxo_decimated_o <= phase_count(9);</pre>
168:
169:
       end if:
170: end process;
171:
172: clk_vcxo_dec_tick_o <= period_end_delayed(1);
173:
174:
175: -- Loop filter:
176: -----
177: phase_diff_sign_vector_generation : process (phase_diff)
178: begin
179:
       for i in 0 to 20 loop
180:
         phase_diff_sign_vector(i) <= phase_diff(10);</pre>
181:
       end loop;
182: end process;
183: --
          32
                                      2.1
                                                         10
184: phase_diff_extended <= phase_diff_sign_vector & phase_diff;
                                                                      -- phase_diff
        represented by 32 length vector in 2's compliment
185:
186: lf_input_summing : process (lf_int_reg, phase_diff_extended)
187: begin
188:
        lf_input_sum(16-alpha downto 0) <= ('0' & lf_int_reg(15-alpha downto 0)) +</pre>
            phase_diff_extended(16-alpha downto 0);
                                                     -- multiply the input to the
            integrator by 2^alpha using oner more msb to prevent overflow
189: end process;
190:
191: lf_int_limiter : process (lf_input_sum)
                                                                        -- limit
        integrator register input so no overflow occurs in integrator:
192: begin
       if lf_input_sum(16-alpha downto 15-alpha) = "11" then
                                                                        -- lower limit:
193:
           lf_int_limit(15-alpha downto 0) <= (others => '0');
194:
195:
        elsif lf_input_sum(16-alpha downto 15-alpha) = "10" then
                                                                       -- upper limit:
196:
          lf_int_limit(15-alpha downto 0) <= (others => '1');
197:
                                                                        -- normal range:
198:
          lf_int_limit(15-alpha downto 0) <= lf_input_sum(15-alpha downto 0);</pre>
199:
       end if;
200: end process;
201:
202: lf_integrator_reg : process (clk_vcxo_i)
203: begin
       if clk_vcxo_i'event and clk_vcxo_i = '1' then
2.04:
205:
           if period_end_delayed(1) = '1' then
```

digital_pll.vhd 4 / 5

```
lf_int_reg(15-alpha downto 0) <= lf_int_limit(15-alpha downto 0);</pre>
          end if;
208:
       end if;
209: end process;
210:
211: lf_output_summing : process (lf_int_reg, phase_diff_extended) -- LF output sum
         using one more msb than the DAC to prevent from overflow
212: begin
213:
           beta zeros
        lf_output_sum <= ('0' & lf_int_reg(15-alpha downto -alpha)) + (</pre>
214:
           phase_diff_extended(16-beta downto 0) & zeros(beta-1 downto 0));
215: end process;
216:
217: lf_output_limiter : process (lf_output_sum)
                                                           -- limit the lf_output_sum
        and take out the lsb's to DAC (16)
218: begin
       if lf_output_sum(16 downto 15) = "11" then
                                                           -- lower limit:
219:
          lf_output <= (others => '0');
220:
        elsif lf_output_sum(16 downto 15) = "10" then
221:
                                                          -- upper limit:
222:
          lf_output <= (others => '1');
223:
224:
          lf_output <= lf_output_sum(15 downto 0);</pre>
                                                          -- normal range:
225:
       end if;
226: end process;
227:
228:
229: -----
230: -- Single bit DAC:
231: -- 16-bit resolution 1st order single bit modulator with return to zero pulses
232: -----
233: dac_input_register : process (clk_vcxo_i)
234: begin
235:
       if clk_vcxo_i'event and clk_vcxo_i = '1' then
          if dac_enable = '1' then
236:
237:
              clk_ref_dec_dac_en_delayed <= clk_ref_dec_dac_en_delayed(1 downto 0) &</pre>
                 clk_ref_dec_delayed(2);
              if clk_ref_dec_dac_en_delayed(2 downto 1) = "01" then
238:
239:
                dac_input <= lf_output;</pre>
240:
              end if;
241:
          end if;
242:
      end if;
243: end process;
244:
245: dac_enable_generation: process (clk_vcxo_i)
246: begin
247:
       if clk_vcxo_i'event and clk_vcxo_i = '1' then
248:
          if dac_enable_count = 0 then
249:
              dac_enable_count <= "11111";</pre>
250:
           else
251:
             dac_enable_count <= dac_enable_count - 1;</pre>
252:
           end if;
253:
           if dac_enable_count = "00001" then
254:
             dac_enable <= '1';</pre>
255:
          else
256:
             dac_enable <= '0';</pre>
257:
          end if;
258:
          if dac_enable_count = 0 then
             pdm_low <= '1';
259:
260:
          elsif dac_enable_count = "11000" then
            pdm_low <= '0';
261:
262:
          end if;
263:
       end if;
264: end process;
265:
266: dac_int_reg_generation : process (clk_vcxo_i)
267: begin
268:
        if clk_vcxo_i'event and clk_vcxo_i = '1' then
           if dac_enable = '1' then
269:
270:
              dac_int_reg <= dac_int_reg + (not dac_int_reg(16) & dac_input);</pre>
271:
           end if;
272:
        end if;
```

digital_pll.vhd 5 / 5

```
273: end process;
274:
275: pdm_generation : process (clk_vcxo_i)
276: begin
       if clk_vcxo_i'event and clk_vcxo_i = '1' then
   if pdm_low = '0' and dac_int_reg(16) = '0' then
277:
278:
             pdm_o <= '1';
279:
280:
          else
             pdm_o <= '0';
281:
282:
          end if;
      end if;
283:
284: end process;
285:
286: -----
287: -- PLL status:
288: -----
289: lock_warning_generation : process (phase_diff)
290: begin
291:
       if phase_diff > "1111111000" and phase_diff < "0000000111" then</pre>
292:
          lock_warning_o <= '0';</pre>
293:
       else
294:
          lock_warning_o <= '1';</pre>
       end if;
295:
296: end process;
297:
298: lock_error_generation: process (make_longer, make_shorter)
299: begin
300:
      if make_shorter = '1' or make_longer = '1' then
301:
          lock_error_o <= '1';</pre>
302:
       else
303:
         lock_error_o <= '0';</pre>
       end if;
304:
305: end process;
306:
307:
308: end behavioral;
```

constraints.ucf 1 / 1

```
1: #inputs
                             LOC = "p83";
LOC = "p84";
 2: NET "clk_p_i"
 3: NET "clk_n_i"
                            LOC = "p40";
LOC = "p22";
 4: NET "scl_i"
 5: #NET "reset_i"
 6: #NET "dip0 i"
                             LOC = "p53";
LOC = "p54";
 7: #NET "dip1_i"
                                  LOC = "p57";
 8: #NET "dip2_i"
10: #NET "dip3_i"
11: #NET "freq_i"
                                  LOC = "p58";
                                  LOC = "p24";
11: #NET "led_red_i"
                              LOC = "p3";
12: #NET "led_green_i" LOC = "p2";
13: NET "pps_i"
                            LOC = "p18";
14:
15: #outputs
16: #NET "ns_d_o"
                                  LOC = "p61";
17: #NET "h_d_o"
                                  LOC = "p60";
18: #NET "f_d_o"
                                  LOC = "p63";
19: NET "VCXO_ctrl_o"
                             LOC = "p62";
                             LOC = "p27";
20: #NET "event_o"
21: #NET "LTC_code_o"
                                  LOC = "p26";
LOC = "p12";
22: NET "led0_o"
23: NET "led1_o"
                                   LOC = "p11";
24:
25: #in/outputs
26: NET "MCU_gpio0_io" LOC = "p65";
27: NET "MCU_gpio1_io" LOC = "p68";
27: NET "MCU_gpio1_10" LOC = "p68";
28: NET "MCU_gpio2_io" LOC = "p67";
29: NET "MCU_gpio3_io" LOC = "p66";
30: NET "gpio0_io" LOC = "p33";
31: #NET "gpio1_io" LOC = "p32";
32: #NET "gpio2_io" LOC = "p36";
33: #NET "gpio3_io" LOC = "p35";
34: NET "sda_io"
                                  LOC = "p41";
```

C kildekode

GPS main module

In/ud definering (header fil)

GPS modul initialisering

GPS modul initialisering (header fil)

NavSync protokol parser

NavSync protokol parser (header fil)

UART

UART (header fil)

I2C software bus

I2C software bus (header fil)

I2C hardware bus, slave

I2C hardware bus, slave (header fil)

GPS_main.c 1 / 3

```
1: #include <C8051F320.h>
 2: #include <string.h>
 3: #include "inouts.h"
 4: #include "UART.h"
 5: #include "GPS_init.h"
 6: #include "NavSync prot.h"
 7: #include "i2c_bus.h"
 8: #include "i2c_slave.h"
 9:
10: char reset_flag=1;
11: char rise_flag=0;
12: char fall_flag=0;
13:
14: unsigned char hours;
15: unsigned char mins;
16: unsigned char secs;
17:
18: unsigned long GPS_week;
19: unsigned long GPS_tow;
20: unsigned long clock_offset;
21: unsigned long temp;
22: unsigned char send_byte;
23:
24: sbit PLL_lock_flag_i = P2^3;
25: sbit GPS_lock_flag_o = P2^4;
26: sbit FPGA_reset_o = P2^5;
27:
28: void int_fall() interrupt 0
29: {
        fall_flag=1;
30:
31: }
32:
33: void int rise() interrupt 2
34: {
35:
        rise_flag=1;
36: }
37:
38: char in_byte=0;
39: unsigned long xdata buffer[20];
40: unsigned char index=0;
41:
42: void main()
43: {
44:
        //disable watchdog timer
45:
        PCA0MD &= \sim 0 \times 40;
46:
47:
        //Setup sekvens
48:
        setup_ports();
49:
        setup_osc();
50:
        setup_timer1();
51:
        setup_timer3();
52:
        setup_I2C();
53:
        setup_UART();
54:
55:
        FPGA_reset_o=1;
56:
57:
        EA=1;
58:
        ES0=0;
59:
        //send kun polyt-beskeder
60:
        setup_msg("$PRTHS,U10P,NMEA,ALL=0,PLT=1,GLL=1");
        //dynamic = stationary, but unknown position
61:
        setup_msg("$PRTHS,DYNA,1");
62:
63:
        //output 250 KHz
64:
        setup_msg("$PRTHS,FRQD,10");
65:
        ES0=1;
66:
67:
        FPGA_reset_o=0;
68:
        memset(buffer, 0, 256);
69:
70:
        //main løkke
71:
        while(1)
72:
```

GPS_main.c 2 / 3

```
73:
              //output GPS lås
 74:
              LED1_o = !gps_valid;
 75:
 76:
              //hvis hel NMEA besked indlæst, opdater tid/GPS status
 77:
             if (update_flag)
 78:
              {
 79:
                  get_info();
 80:
                  update_flag=0;
 81:
              }
 82:
 83:
             if(reset_flag==1 && PLL_lock_flag_i==1 && gps_valid==1)
 84:
 85:
                  GPS_week = timing_info[5];
 86:
                  GPS_tow = timing_info[6];
 87:
 88:
                  clock_offset = GPS_week%143;
                  clock_offset = clock_offset*604800+GPS_tow+1;
 89:
 90:
                  clock_offset = clock_offset%1001;
                  clock_offset = 148500000 - ((clock_offset*4450549)%148500000);
 91:
 92:
 93:
                  //send til FPGA (0xBB = modtage offset)
 94:
                  i2c_start();
                  i2c_sendbyte(0xA0);
 95:
 96:
                 i2c_giveack();
 97:
                  i2c_sendbyte(0xBB);
 98:
                  i2c_giveack();
 99:
                  i2c_stop();
100:
101:
                  send byte = (unsigned char) clock offset&0xff;
102:
                  clock_offset = clock_offset << 8;</pre>
103:
                 //send MSB byte
104:
105:
                 i2c start();
106:
                 i2c_sendbyte(0xA0);
107:
                  i2c_giveack();
108:
                  i2c_sendbyte(send_byte);
109:
                  i2c_giveack();
110:
                  i2c_stop();
111:
112:
                  send_byte = (unsigned char) clock_offset&0xff;
113:
                  clock_offset = clock_offset << 8;</pre>
114:
115:
                  //2. byte
116:
                  i2c_start();
117:
                  i2c_sendbyte(send_byte);
118:
                  i2c_giveack();
119:
                  i2c_sendbyte(0xAA);
120:
                  i2c_giveack();
121:
                  i2c_stop();
122:
123:
                  send_byte = (unsigned char) clock_offset&0xff;
124:
                  clock_offset = clock_offset << 8;</pre>
125:
                  //3. byte
126:
127:
                  i2c_start();
128:
                  i2c_sendbyte(0xA0);
129:
                  i2c_giveack();
130:
                  i2c_sendbyte(send_byte);
131:
                  i2c_giveack();
132:
                  i2c_stop();
133:
134:
                  send_byte = (unsigned char) clock_offset&0xff;
135:
                  clock_offset = clock_offset << 8;</pre>
136:
137:
                  //LSB byte
138:
                  i2c_start();
139:
                  i2c_sendbyte(0xA0);
140:
                  i2c_giveack();
141:
                  i2c_sendbyte(send_byte);
142:
                 i2c_giveack();
143:
                  i2c_stop();
144:
```

GPS_main.c 3 / 3

```
145:
                  reset_flag = 0;
146:
              }
147:
148:
              //opdater tid til LTC i FPGA
              if(rise_flag==1 && reset_flag!=1)
149:
150:
151:
                  GPS_lock_flag_o=gps_valid;
152:
                  LED0_o=1;
153:
                  temp=timing_info[0];
154:
155:
                  secs=temp%100; temp=temp/100;
156:
                  mins=temp%100; temp=temp/100;
157:
                  hours=temp%100;
158:
159:
                  i2c_start();
160:
                  i2c_sendbyte(0xA0);
161:
                  i2c_giveack();
162:
                  i2c_sendbyte(0xAA);
163:
                  i2c_giveack();
164:
                  i2c_stop();
165:
166:
                  i2c_start();
167:
                  i2c_sendbyte(0xA0);
168:
                  i2c_giveack();
169:
                  i2c_sendbyte(hours);
170:
                  i2c_giveack();
171:
                  i2c_stop();
172:
                  i2c_start();
173:
174:
                  i2c_sendbyte(0xA0);
175:
                  i2c_giveack();
176:
                  i2c_sendbyte(mins);
177:
                  i2c_giveack();
178:
                  i2c_stop();
179:
180:
                  i2c_start();
181:
                  i2c_sendbyte(0xA0);
182:
                  i2c_giveack();
183:
                  i2c_sendbyte(secs);
184:
                  i2c_giveack();
185:
                  i2c_stop();
186:
187:
                  rise_flag=0;
188:
                  LED0_o=0;
189:
190:
191:
             //læs output fra FPGA
192:
              /* i2c_start();
193:
                  i2c_sendbyte(0xA1);
194:
                  i2c_giveack();
195:
                  in_byte=i2c_readbyte();
196:
                  buffer[index]=in_byte;
197:
                  index++;
198:
                  i2c_giveack();
199:
                  i2c_stop();*/
200:
201: }
```

inouts.h 1 / 1

```
1: #include <c8051f320.h>
 3: //defination af inputs og outputs
 4:
 5: //I2C til mainframe
 6: sbit sda_io = P1^0;
7: sbit scl_io = P1^1;
 8:
 9: //intern I2C til FPGA
10: sbit sda_int_io = P1^3;
11: sbit scl_int_io = P1^2;
12:
13: //Debug LEDs
14: sbit LED0_o = P2^0;
15: sbit LED1_o = P2^1;
16:
17: //DIP
18: sbit DIP_i = P2^6;
19:
20: //General purpose IOs
21: sbit gpio0_io = P2^2;
22: sbit gpio1_io = P2^3;
23: sbit gpio2_io = P2^4;
24: sbit gpio3_io = P2^5;
```

GPS_init.c 1 / 1

```
1: #include <C8051F320.h>
 2: //#include <string.h>
 4: void setup_ports()
 5: {
        IT01CF=0x91;
 6:
 7:
        EX1=1;
 8:
        EX0=1;
 9:
10:
        XBR0 = 0x05;
                       // Crossbar Register 1 (enable UART + SMBus)
                        // Crossbar Register 2 (weak pull-ups globalt disabled)
11:
        XBR1 = 0x40;
12:
13:
        //sæt ubrugte inputs til analog = formindsk strømforbrug+støj
        14:
15:
16:
        P3MDIN = 0x00; // Input configuration for P3 (alle analoge)
17:
18:
19:
        //sæt I2C=open-drain, resten push-pull
        POMDOUT = 0xC3; // Output configuration for PO P1MDOUT = 0xF0; // Output configuration for P1 (0-3 I2C = opendrain)
20:
21:
        P2MDOUT = 0xFF; // Output configuration for P2
22:
        P3MDOUT = 0xFF; // Output configuration for P3
23:
24:
25:
        //brug ekstern oscillator, SDA og SCL på P1.0 og P1.1
        POSKIP = 0xCF; // Port 0 Crossbar Skip Register (skip ext xtal)
26:
        P1SKIP = 0x00; // Port 1 Crossbar Skip Register
P2SKIP = 0x00; // Port 2 Crossbar Skip Register
27:
28:
29: }
30:
31: void setup_timer1()
                          // Timer1 bruger SYSCLK
33:
        CKCON = 0x08;
34:
        TL1 = 0x00;
                          // Timer 1 Low Byte
                          // BaudRate = 38400
35:
        TH1
              = 0x70;
        TMOD = 0x21;
36:
                          // Timer Mode Register
        TCON = 0x45;
                          // Timer Control Register, timer1 enabled
37:
38:
        TR1 = 1;
                          // Start timer1
39: }
40:
41: void setup_timer3()
42: {
43:
        TMR3RLH=0xA6; TMR3RLL=0x00; //Timer3 reload => 25 ms overflow
        TMR3H=TMR3RLH; TMR3L=TMR3RLL;
44:
45:
                                     //16 bit autoreload, sysclk/12, timer enabled
        TMR3CN=0x04;
46:
        EIE1 | = 0x80;
                                     //enable timer3 interrupt
47: }
48:
49: void setup_osc()
50: {
51:
        int n=0;
52:
        //Oscillator setup
53:
        OSCXCN = 0x67;
                                // EXTERNAL Oscillator Control Register >10 MHz
54:
55:
        // vent til krystal er stabiliseret
56:
        while ((OSCXCN \& 0x80) == 0);
57:
58:
        CLKSEL = 0x01;
                                // = Ekstern Oscillator
59: }
60:
```

GPS_init.h 1 / 1

```
1: void setup_ports();
2: void setup_osc();
3: void setup_timer1();
4: void setup_timer3();
```

NavSync_prot.c 1 / 1

```
1: #include <string.h>
 2: #include <stdlib.h>
 3: #include "inouts.h"
 4: #include "NavSync_prot.h"
 5: #include "UART.h"
 7: //struct time_info GPS_time;
 8: long xdata timing_info[16];
 9: char xdata in string[115];
10: char gps_valid;
11:
12: void get_info()
13: {
14:
        char index, offset, string_count=0;
15:
        long temp_val=0;
16:
        char temp_string[8]="00000000";
        char set[3]={'.',',',0x0D};
17:
18:
19:
        //hent buffer fra UART
        read_buf(&in_string);
20:
21:
22:
        //hvis headeren er POLYT (returnere 0 hvis sandt!)
        if(strncmp(in_string, "POLYT", 5) == 0)
23:
24:
        {
25:
            //index efter "$polyt,"
26:
            index=6; string_count=0;
27:
28:
            while (string_count!=15 && index<100)</pre>
29:
                 //reset midlertidig streng
30:
                memset(temp_string, '\0', sizeof(temp_string));
31:
                 //søg efter næste komma, punktum eller end-line
32:
33:
                offset = strcspn(&in string[index], set);
34:
                //kopier fra index og længden af næste streng
35:
                memcpy(temp_string, &in_string[index], offset);
36:
                 //opdater index
37:
                 index=index+offset+1;
38:
39:
                timing_info[string_count++] = atol(temp_string);
40:
            }
        }
41:
42:
43:
        //hvis headeren er GPGLL
44:
        if (strncmp(in_string, "GPGLL", 5) == 0)
45:
46:
            //'A' på plads 46 i strengen betyder valid GPS lock
47:
            if(in_string[46] == 'A')
48:
                gps_valid=1;
49:
            else
50:
                 gps_valid=0;
51:
52: }
53:
54: void setup_msg(char *str)
55: {
56:
        int n=0;
57:
58:
        for(n; n<strlen(str); n++)</pre>
59:
            putch(str[n]);
60:
        putch(0x0D);
61:
62:
        putch(0x0A);
63: }
64:
65:
```

NavSync_prot.h 1 / 1

```
1: extern long xdata timing_info[16];
2: extern char gps_valid;
3:
4: void get_info();
5: void setup_msg(char *str);
```

UART.c 1 / 1

```
1: #include <C8051F320.h>
 2: #include <string.h>
 3: #include "inouts.h"
 4: #include "NavSync_prot.h"
 5: #include "UART.h"
 6:
 7: #define RX SERBUFLEN 115
 8:
 9: unsigned char idata rx serbuf[RX SERBUFLEN];
10: unsigned char rx_inptr;
11: char update_flag;
12:
13:
14: void setup_UART()
15: {
16:
        //UART setup
        SCON0 = 0x30;
                             // 8 bit med interurrupt
17:
18:
        PCON = 0x00;
                             // ikke i idle eller stop-mode
19:
20:
        RI0 = 0;
                         //clear receive interrupt bit
21:
        TIO = 0;
                         //clear transmit interrupt bit
22:
23:
        rx_inptr = 0;
24:
        ES0=1;
                         //Enable serial interrupt
25: }
26:
27: void putch(unsigned char c)
28: {
29:
      SBUF0 = c;
      while (!TIO)
30:
31:
      TIO
           = 0;
32:
33: }
34:
35: void serint0(void) interrupt 4 using 1
36: {
37:
      if (RIO)
38:
        //'$' = start på en NMEA besked
39:
40:
        if (SBUF0=='$')
41:
            rx_inptr=0;
42:
43:
        //'*' = sidste karakter før checksum
44:
        else if(SBUF0=='*')
45:
            update_flag=1;
46:
47:
        else
48:
49:
            rx_serbuf[rx_inptr] = SBUF0;
50:
            rx_inptr++;
51:
52:
            if(rx_inptr>RX_SERBUFLEN)
53:
                rx_inptr=0;
54:
        }
55:
56:
        RIO = 0;
57:
      }
58: }
59:
60: void read_buf(char *out_buffer)
61: {
62:
        memcpy(out_buffer, rx_serbuf, RX_SERBUFLEN);
63: }
```

UART.h 1 / 1

```
1: extern char update_flag;
2:
3: void setup_UART();
4: void putch(unsigned char c);
5: void serint0(void);
6: void read_buf(char * out_buffer);
```

I2C_bus.c 1 / 2

```
1: #include <C8051F320.h>
 2: #include "inouts.h"
 3: #include "i2c_bus.h"
 4:
 5: void tmr1_isr() interrupt 3
 6: {
 7: }
 8:
 9: //short delay
10: void sdelay()
11: {
12:
        TCON &= 0xCF;
                         //stop timer, clear OF flag
13:
        TL0 = 0x00;
                          //0xE8
14:
        TH0 = 0xFF;
        TCON |= 0x10;
                         //start timer
15:
16:
        while(! (TCON&0x20))
17:
18: }
19:
20: void i2c_start()
21: {
22:
        scl_int_io = 1;
23:
        sdelay();
24:
        sda_int_io = 0;
25:
        sdelay();
26:
        scl_int_io = 0;
27:
        sdelay();
28:
        sda_int_io = 1;
29:
        sdelay();
30: }
31:
32: void i2c_stop()
33: {
34:
        sda_int_io = 0;
        scl_int_io = 1;
35:
        sdelay();
36:
37:
        sda_int_io = 1;
38:
        sdelay();
39: }
40:
41: void i2c_sendbyte(char byte)
42: {
43:
        char count=0;
44:
45:
        for(count; count<8; count++)</pre>
46:
47:
             sda_int_io=byte&128;
48:
             sdelay();
49:
             scl_int_io=1;
50:
             sdelay();
51:
             scl_int_io=0;
52:
             byte= byte << 1;
53:
             sdelay();
54:
        }
55:
56:
        //end transmission
57:
        sda_int_io=1;
58:
        //scl=1;
59:
60:
        sdelay();
61: }
62:
63: unsigned char i2c_readbyte()
64: {
65:
        unsigned char inbyte=0;
66:
        char count=0;
67:
68:
        for(count; count<8; count++)</pre>
69:
70:
             inbyte=inbyte<<1;
71:
             scl_int_io=1;
72:
             sdelay();
```

I2C_bus.c 2 / 2

```
73:
             inbyte|=sda_int_io;
 74:
             scl_int_io=0;
 75:
             sdelay();
 76:
         }
 77:
 78:
         sda_int_io=1;
 79:
         //scl=1;
80:
81:
         sdelay();
 82:
83:
         return inbyte;
 84: }
 85:
 86: char i2c_getack()
 87: {
 88:
         //get acknowledge
 89:
         unsigned char count=0;
 90:
         sda_int_io=1;
 91:
         //scl=1;
 92:
         while(sda_int_io)
                             //while sda != low
 93:
         {
 94:
             count++;
 95:
             if(count==255)
                              //if timeout
 96:
                 return 0;
 97:
         }
98:
99:
         scl_int_io=1;
100:
         sdelay();
101:
         scl_int_io=0;
102:
         sdelay();
103:
104:
         return 1;
105: }
106:
107: void i2c_giveack()
108: {
         scl_int_io=0;
sda_int_io=0;
109:
110:
111:
         sdelay();
112:
         scl_int_io=1;
113:
         sdelay();
         scl_int_io=0;
114:
115:
         sdelay();
116: }
117:
```

i2c_bus.h 1 / 1

```
1: void delay();
2: void sdelay();
3: void i2c_start();
4: void i2c_stop();
5: void i2c_sendbyte(char byte);
6: unsigned char i2c_readbyte();
7: char i2c_getack();
8: void i2c_giveack();
```

i2c_slave.c 1 / 2


```
1: #include<c8051f320.h>
 3: sbit LED1 = P2^0;
 4:
                               // SMBus WRITE command
// SMBus READ command
// Device addresses (7 bits)
// (SR) slave address received
 5: #define WRITE 0x00
 6: #define READ 0x01
 7: #define SLAVE ADDR 0xA0
 8: #define SMB SRADD 0x20
                                  // (also could be a lost
 9:
                                  // arbitration)
10:
11: #define SMB_SRSTO 0x10
                                  // (SR) STOP detected while SR or ST,
12:
                                  // or lost arbitration
                                  // (SR) data byte received, or // lost arbitration \,
13: #define SMB SRDB 0x00
14:
                                  // (ST) data byte transmitted
15: #define SMB_STDB 0x40
                                  // (ST) STOP detected during a
16: #define SMB_STSTO 0x50
                                  // transaction; bus error
17:
                                  // End status vector definition
18:
19:
20: //-----
21: // Global VARIABLES
22: //----
23: unsigned char SMB_DATA; // Global holder for SMBus data.
24:
25: bit DATA READY = 0; // Set to '1' by the SMBus ISR
27: //interrupt ved overflow af lav SCL
28: void timer3_ISR() interrupt 14
29: {
        SMB0CF &= \sim 0x80; // Disable SMBus
30:
        SMB0CF \mid= 0x80; // Re-enable SMBus TMR3CN &= ~0x80; // Clear Timer3 interrupt-pending flag
31:
32:
33: }
34:
35: void SMBus_ISR() interrupt 7
36: {
37:
        if (ARBLOST == 0)
38:
        {
39:
             switch (SMB0CN & 0xF0) // Decode the SMBus status vector
40:
41:
                 // Slave Receiver: Start+Address received
42:
                 case SMB_SRADD:
43:
                     STA = 0; // Clear STA bit
44:
                     if((SMB0DAT&0xFE) == (SLAVE_ADDR&0xFE)) // Decode address
45:
                                                                 // If the received address
                         matches,
46:
                         ACK = 1;
                                                                // ACK the received slave
                              address
47:
                          if((SMB0DAT&0x01) == READ)
                                                                // If the transfer is a
                              master READ,
48:
                              SMBODAT = SMB DATA;
                                                                // Prepare outgoing byte
49:
                                               // If received slave address does not match
50.
                     else
51:
                         ACK = 0;
                                               // NACK received address
52:
                 break;
53:
54:
                 // Slave Receiver: Data received
55:
                 case SMB_SRDB:
                                              // Store incoming data
56:
                     SMB_DATA = SMB0DAT;
                                               // Indicate new data received
57:
                     DATA\_READY = 1;
58:
                     ACK = 1;
                                               // ACK received data
59:
                 break;
60:
61:
                 // Slave Receiver: Stop received while either a Slave Receiver or
62:
                 // Slave Transmitter
63:
                 case SMB_SRSTO:
                                               // STO must be cleared by software when
64:
                     STO = 0;
65:
                                               // a STOP is detected as a slave
66:
                 break:
67:
68:
                 // Slave Transmitter: Data byte transmitted
```

i2c_slave.c 2 / 2

```
69:
                  case SMB STDB:
 70:
                  // No action required;
71:
                  // one-byte transfers
 72:
                  // only for this example
 73:
                  break;
                  // Slave Transmitter: Arbitration lost, Stop detected.
// This state will only be entered on a bus error condition.
 74:
75:
76:
                  // In normal operation, the slave is no longer sending data or has
77:
                  // data pending when a STOP is received from the master, so the TXMODE
78:
                  // bit is cleared and the slave goes to the SRSTO state.
79:
                  case SMB_STSTO:
80:
                      STO = 0;
                                        // STO must be cleared by software when
81:
                                        // a STOP is detected as a slave
82:
83:
                  break;
84:
                  // Default: all other cases undefined
85:
                  default:
86:
                       SMB0CF &= ~0x80; // Reset communication
87:
                       SMB0CF \mid = 0x80;
                      STA = 0;
88:
89:
                      STO = 0;
90:
                       ACK = 0;
91:
                  break;
92:
             }
93:
         }
94:
95:
         // ARBLOST = 1, Abort failed transfer
96:
         else
97:
         {
              STA = 0;
98:
              STO = 0;
99:
             ACK = 0;
100:
101:
102:
         SI = 0; // Clear SMBus interrupt flag
103: }
104:
105: void setup_I2C()
106: {
107:
         //I2C setup
108:
         SMB0CF |=0x89;
                                        //SMBus enabled, Slave mode, SCL low timeout, Bus
             free detect, timer 1 bitrate
109:
         EIE1 | = 0 \times 01;
                                        //enable SMBus interrupt
110: }
```

i2c_slave.h 1 / 1

```
1: void timer3_ISR();
2: void SMBus_ISR();
3: void setup_I2C();
4:
```



Udvalgte SMPTE LTC tidskodesider

Output audio kriterier
Kriterier og bitpacking for PAL
Kriterier og bitpacking for NTSC
Kriterier og bitpacking for 24 FPS
Opsummering af LTC bitpacking

8.2.5 Biphase mark polarity correction

This flag bit is specific to the LTC modulation method described in 8.3. The position of this flag is listed in table 3.

Because of the nature of the modulation method, the polarity of the first clock transition of the first bit of the synchronization word may differ from code word to code word depending on the number of logical zeros in the data.

Applications which switch between two sources of time and control code require the polarity of the two sources to be stable during the synchronization word. In order to stabilize the polarity of the sync word, the biphase mark polarity correction bit shall be put in a state so that every 80-bit word will contain an even number of logical zeros. This requirement is summarized as follows:

If polarity correction of the code word is desired and the number of logical "zeros" in bit positions 0 through 63 (exclusive of the polarity correction bit itself) is odd, then the polarity correction bit shall be set to "one," else the polarity correction bit shall be set to "zero."

8.3 Modulation method

The NRZ unmodulated signal is biphase mark encoded according to the following coding rules (see figure 1):

- 1) A transition occurs at each bit cell boundary, regardless of the value of the bit.
- 2) A logic one is represented by an additional transition occurring at the bit cell midpoint.
- 3) A logic zero is represented by having no additional transitions within the bit cell.

The biphase mark encoded signal has no dc component, is amplitude and polarity insensitive, and includes transitions at every bit cell boundary from which the clock may be extracted.






Figure 1 – Linear time code source output waveform




525/60 TELEVISION SYSIEM

Figure 2a - 30-frame linear time code example



325/50 IELEVISION SYSTEM

Figure 2c - -25-frame linear time code example



24-FRAME FILM SYSTEM

Figure 2d - -24-frame linear time code example

Table 11 - Summation of VITC and LTC code word bit definitions

BIT NO.	<i>VALUE</i> (WEIGHT)	COMMON ASSIGNMENT	60-field Television	50—FIELD TELEVISION	24-FRAME Film	LTC BIT NO.
0 1 2 3 4 5 6 7 8	1 0 (1) (2) (4) (8) (LSB) (MSB)	VITC SYNC BIT VITC SYNC BIT TV FRAME UNITS FIRST BINARY CROUP FIRST BINARY CROUP FIRST BINARY GROUP FIRST BINARY GROUP FIRST BINARY GROUP				0 1 2 3 4 5 6 7
10 11 12 13 14 15 16 17 18	(1) (2) FLAG FLAG (LSB) (MSB)	VITC SYNC BIT VITC SYNC BIT TV FRAME TENS TV FRAME TENS FLAG SECOND BINARY GROUP SECOND BINARY GROUP SECOND BINARY GROUP SECOND BINARY GROUP	DROP FRAME FLAG COLOR FRAME FLAG	UNUSED BIT COLOR FRAME FLAC	unused bit unused bit	8 9 10 11 12 13 14
20 21 22 23 24 25 26 27 28 29	(1) (2) (4) (8) (LSB)	VITC SYNC BIT VITC SYNC BIT TV SECONDS UNITS TV SECONDS UNITS TV SECONDS UNITS TV SECONDS UNITS THEO BINARY GROUP THIRD BINARY GROUP THIRD BINARY GROUP THIRD BINARY GROUP				16 17 18 19 20 21 22 23
30 31 32 33 34 35 36 37 38	1 0 (1) (2) (4) FLAG (LSB) (MSB)	VITC SYNC BIT VITC SYNC BIT VITC SYNC BIT TV SECONDS TENS TV SECONDS TENS TV SECONDS TENS FLAG FOURTH BINARY CROUP FOURTH BINARY CROUP FOURTH BINARY CROUP FOURTH BINARY CROUP	FIELD/PHASE	BINARY GROUP FLAG O	Phase	24 25 26 27 28 29 30
40 41 42 43 44 45 46 47 48	1 0 (1) (2) (4) (8) (LSB)	VITC SYNC BIT VITC SYNC BIT VITC SYNC BIT VITC MINUTES UNITS TV MINUTES UNITS TV MINUTES UNITS TV MINUTES UNITS TFITH BINARY GROUP FIFTH BINARY GROUP FIFTH BINARY GROUP FIFTH BINARY GROUP				32 33 34 35 36 37 38 39
50 51 52 53 54 55 56 57 58 59	1 0 (1) (2) (4) FLAC (LSB) (MSB)	VITC SYNC BIT VITC SYNC BIT TY MINUTES TENS TV MINUTES TENS TY MINUTES TENS FLAC SIXTH BINARY CROUP SIXTH BINARY CROUP SIXTH BINARY CROUP SIXTH BINARY CROUP	BINARY GROUP FLAC O	BINARY CROUP FLAC 2	BINARY CROUP FLAC O	40 41 42 43 44 45 46 47
60 61 62 63 64 65 66 67 88 69	1 0 (1) (2) (4) (8) (LSB) (MSB)	VITC SYNC BIT VITC SYNC BIT TV HOURS UNITS SEVENTH BINARY GROUP SEVENTH BINARY GROUP SEVENTH BINARY GROUP SEVENTH BINARY GROUP				48 49 50 51 52 53 54 55
70 71 72 73 74 75 76 77 78	1 0 (1) (2) FLAC (LSB) (MSB)	VITC SYNC BIT VITC SYNC BIT TY HOURS TENS TV HOURS TENS FLAG FLAG EIGTH BINARY CROUP EIGTH BINARY CROUP EIGTH BINARY CROUP EIGTH BINARY GROUP EIGTH BINARY GROUP	BINARY GROUP FLAG 1 BINARY GROUP FLAG 2	BINARY GROUP FLAG 1 FIELD/PHASE	BINARY CROUP FLAG 1 BINARY CROUP FLAG 2	56 57 58 59 60 61 62 63
80 81 82-99	1 0	VITC SYNC BIT VITC SYNC BIT VITC CRC CODE LTC SYNC WORD				64-79

Udvalgte NavSync databladsider

Chipset specifikationer
Fysisk opbygning/pinouts
POLYT besked data
POLYS besked data



2. SPECIFICATION

2.1 Performance

CW25 GPS RECEIVER SPECIFICATIONS¹

Physical	Module dimensions	25mm (D) x 27mm (W) x 4.2mm (H)
	Supply voltages	3V3 (Digital I/O), 3V3 (RF), 1V8 (Core option), 3V (Standby Battery)
	Operating Temp	-40°C to +75°C
	Storage Temp	-55°C to +125°C
	Humidity	5% to 95% non-condensing
	Max Velocity / Altitude	515ms ⁻¹ / 18,000m (increased rating version available subject to export license)
	Max Acceleration / Jerk	4g / 1gs ⁻¹ (sustained for less than 5 seconds)
Sensitivity	Acquisition/Tracking	-185dBW / -186dBW
Acquisition	Hot Start with network	Outdoor: <2s
Time	assist	Indoor (-178dBW): <5s
		Cold: <45s
	Stand Alone (Outdoor)	Warm: <38s
		Hot: <5s
		Re-acquisition: <1s (90%confidence)
Accuracy	Position: Outdoor /	<5m rms / <50m rms
	Velocity	<0.05ms ⁻¹
	Latency	<200ms
	Raw Measurement Accuracy	Pseudorange <0.3m rms, Carrier phase <5mm rms
	Tracking	Code and carrier coherent
Power	1 fix per second	0.25W typically
	Coma Mode Current	<10mA
Interfaces	Serial	3 ports, CMOS levels; USB v1.1
	Multi function I/O	1PPS and Frequency Output



		Event Counter/Timer Input 4 x GPIO (multi-function) 2 x LED Status Drive I ² C, External Clock (on special build)
	Protocols	Network Assist, NMEA 0183,Proprietary ASCII and binary message formats
	1pps Timing Output	30ns rms accuracy, <5ns resolution
		User selectable pulse width
	Event Input	30ns rms accuracy, <10ns resolution
	Frequency Output	10Hz to 10MHz
	Receiver Type	12 parallel channel x 32 taps up to 32 point FFT.
General	Processor	ARM 966E-S on a 0.18µ process at up to 120MHz.

Table 1 CW25 Specification

Footnotes

2.2 Recommended Ratings

Symbol	Parameter	Min	Max	Units
RF_3V3	RF Supply Voltage	+3.0	+3.6	Volts
DIG_3V3	Digital Supply Voltage	+3.0	+3.6	Volts
DIG_1V8	Digital Supply Voltage	+1.65	+1.95	Volts
VBATT	Battery Backup Voltage	+2.7	+3.5	Volts
ANT_SUPPL Y	Antenna Supply Voltage	+3.0	+12	Volts

Table 2 Absolute Maximum Ratings

2.3 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
RF_3V3	RF Supply Voltage	-0.3	+6.5	Volts
DIG_1V8	Digital Supply Voltage	-0.3	+2.0	Volts
DIG_3V3	Digital Supply Voltage	-0.3	+3.7	Volts
VBATT	Battery Backup Voltage	-0.5	+7.0	Volts

^{1.} The features listed above may require specific software builds and may not all be available in the initial release.



ANT_SUPPL Y	Antenna Supply Voltage	-15	+15	Volts
DIG_SIG_IN	Any Digital Input Signal	-0.3	+5.5	Volts
RF_IN	RF Input	-15	+15	Volts
TSTORE	Storage temperature	-55	+150	℃
T _{BIAS}	Temperature under bias	-40	+100	℃
Іоит	Digital Signal Output Current	-6	+6	mA

Table 3 Absolute Maximum Ratings

2.4 Block Diagram




Figure 1 CW25 Block Diagram



3. PHYSICAL CHARACTERISTICS

The CW25 is a multi-chip module built on an FR4 fibreglass PCB. All digital and power connections to the MCM are via castellations on the 25 x 27 mm PCB. The RF connection is via castellations or an RF connector. The general arrangement of the CW25 is shown in the diagram below. Dimensions in mm (inches/1000).




Figure 2 CW25 Form and Size

3.1 Physical Interface Details

The interface to the MCM is via 1mm castellation on a 2mm pitch. There are 42 connections in all. There is also an RF connector for connecting to the GPS antenna. The details of the interface connections are given below.

Pin	Function	Pin	Function
1	TX[0]	22	TMS
2	RX[0]	23	RF_GND
3	TX[2]	24	RF_IN
4	RX[2]/EV2_IN	25	RF_GND
5	TX[1]	26	ANT_SUPPLY
6	RX[1]	27	VBATT
7	EXT_CLK	28	N2WCK
8	LED_RED	29	N2WDA
9	LED_GRN	30	USBP
10	NRESET	31	USBN



11	BOOTSEL	32	FREQ_OUT
12	TRIM	33	+1V8_OUT
13	TDO	34	DIG_1V8
14	TDI	35	DIG_GND
15	NTRST	36	DIG_3V3
16	NPOR	37	EVENT_IN
17	RFV_OUT	38	1PPS
18	RF_GND	39	GPIO[0]/PWM_OUT
19	RF_3V3	40	GPIO[1]/TIME_SYNC
20	TCK	41	GPIO[2]/NEXT_INT
21	JTAGSEL/RTCK	42	GPIO[3]/FREQ_IN

Table 4 CW25 Signal List

3.2 MCM Dimensions

The figure below provides the dimensions of the positioning of the CW25 castellations. Dimensions in mm (inches/1000).




Figure 3 MCM Dimensions



CS	Message checksum in hexadecimal

7.2.1.7 POLYT, Time of Day

\$POLYT, hhmmss.ss, ddmmyy, UTC_TOW , week, GPS_TOW , Clk_B , Clk_D , PG, cs

\$POLYT,123456.00,250299,123456.00,0978,123456.00,123456,123.456,28,cs

Name	Description	
\$POLYT	Navsync Proprietary NMEA sentence header (Position Data)	
hhmmss.ss	UTC Time in hours, minutes, seconds. and decimal seconds format.	
ddmmyy	Date in day, month, year format.	
UTC_TOW	UTC Time of Week (seconds)	
week	GPS week number (continues beyond 1023)	
GPS_TOW	GPS Time of Week (seconds)	
Clk_B	Receiver clock Bias (nanoseconds)	
Clk_D	Receiver clock Drift (nanoseconds/second)	
PG	1PPS Granularity (nanoseconds)	
CS	Message checksum in hexadecimal	

7.2.2 POLYP, Position Data

\$POLYP, hhmmss.ss, Latitude , N, Longitude , E, AltRef , FS, Hacc, Vacc, SOG , COG , Vvel , ageC, HDOP, VDOP, PDOP, TDOP, GU, RU, DR, cs

\$POLYP,123456.00,5214.12345,N,00056.12345,W,00138.80,G3,0002,0002,021.21,1 80.00,+003.96,99.9,01.1,01.6,01.9,01.7,07,00,00,cs

Name	Description	
\$POLYP	Navsync Proprietary NMEA sentence header (Position Data)	
hhmmss.ss	UTC Time in hours, minutes, seconds.	



The \$POLYG is the same as the \$POLYU sentence, except that the UTM position has been shifted to a Local Grid position by applying a Easting, Northing and Height offsets. The position output will be exactly the same as the UTM position if the Local Grid has not been defined.

7.2.2.3 POLYS, Satellite Status

\$POLYS, GT, ID, s, AZM, EL, SN, LK, ..., cs

\$POLYS,05,03,U,103,56,48,99,23,U,225,61,39,99,16,U,045,02,41,99,26,U,160,46,50,32,30,-,340,04,50,00,cs

Name	Description
\$POLYS	Navsync Proprietary NMEA sentence header (Satellite Data)
GT	Number of GPS satellites tracked
ID	Satellite PRN number (1-32)
S	Satellite status - = not used U = used in solution e = available for use, but no ephemeris
AZM	Satellite azimuth angle (range 000 - 359 degrees)
EL	Satellite elevation angle (range 00 - 90 degrees)
SN	Signal to noise ratio in (range 0 - 55 dBHz)
LK	Satellite carrier lock count (range 0 - 255 seconds) 0 = code lock only 255 = lock for 255 or more seconds
CS	Message checksum in hexadecimal

7.2.2.4 POLYI, Additional Information Message

\$POLYI,JN,jammer,EXT,efields,INT,ifields,cs \$POLYI,JN,12,EXT,HPOS,VPOS,INT,CLKB

Name	Description
\$POLYI	Navsync Proprietary NMEA sentence header