https://github.com/cs-jsi/chisel4ml extended with time-multiplexing within layers.
To generate Verilog:
makeRun the tests with:
make testcompile:
sbt stage
./target/universal/stage/bin/chisel4ml-fold-
Notifications
You must be signed in to change notification settings - Fork 0
LytixDev/chisel4ml-fold
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Packages 0
No packages published