Skip to content
View MohamedHussein27's full-sized avatar
๐Ÿฅฐ
I may be slow to respond.
๐Ÿฅฐ
I may be slow to respond.

Block or report MohamedHussein27

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
MohamedHussein27/README.md

Welcome to Mohamed Hussein's profile! ๐Ÿ‘‹

Digital Electronics Engineer

๏ดฟ ูˆูŽู…ูŽุง ุฃููˆุชููŠุชูู…ู’ ู…ูู†ูŽ ุงู„ู’ุนูู„ู’ู…ู ุฅูู„ู‘ูŽุง ู‚ูŽู„ููŠู„ู‹ุง ๏ดพ

-I'm an Electronics and Communication Engineer undergraduate @ Ain Shams University

-Passionate about Digital IC Design

My LinkedIn Profile :

LinkedIn

Most Used Languages

Top Langs

Profile Views

Profile Views

Pinned Loading

  1. AMPA_APB4_Protocol AMPA_APB4_Protocol Public

    This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory, and comprehensive testbenches. Includes scripts for fast siโ€ฆ

    Verilog 2

  2. Python-for-Everybody-Specialization Python-for-Everybody-Specialization Public

    This repository contains all the code and exercises I complete as part of the Python for Everybody course on Coursera, designed by Dr. Charles Severance

    Python 1

  3. SPI_Slave_With_Single_Port_Memory SPI_Slave_With_Single_Port_Memory Public

    This repository contains the implementation of an SPI (Serial Peripheral Interface) communication protocol with sigle port sync RAM. The project includes the design and code for an SPI Slave, a sinโ€ฆ

    Verilog 5

  4. FIFO-Verification FIFO-Verification Public

    This Repository contains the verification of a Synchronous FIFO design using SystemVerilog and SystemVerilogAssertions

    SystemVerilog 3