# Sequential Logic Design Note

2023 Nov 28

### Nemo

## Contents

1 Latches And Flip-Flops	2
2 Synchronous Logic Design	2
2.1 Problematic Circuits	2
2.1.1 Ring oscillator	2
2.1.2 Race Conditions	
2.2 Synchronous Sequential Cricuits	2
2.3 Synchronous And Asynchronous Circuits	2
3 Finit State Machines	2
4 Timing of Sequential Logic	2
5 Parallelism	2
6 Summary	2

## 1 Latches And Flip-Flops

## 2 Synchronous Logic Design

What does it mean for a circuit to be sequential? And how does it differ compared to combinational logic circuits?

In a sequential logic circuit, the output can not be inferred from the current input, while that of the combinational logic circuit circuit can.

#### 2.1 Problematic Circuits

#### 2.1.1 Ring oscillator

A ring oscillator is a kind of circuits that is composed of a odd number of NOT gate in a loop. Such circuits do not have a stable state and is called *unstable* or *astable*.

#### 2.1.2 Race Conditions

Taken the timing of the gates, there may be some race conditions in the circuit that may lead to unexpected results.

### 2.2 Synchronous Sequential Cricuits

Loops in the circuit are called cyclic paths, where outputs goes back to the inputs. However, sequential circuit with cyclic paths may encounter unexpected race conditions, so to avoid the problem, we put regisiters somewhere in the path. By doing so, the sequential circuit become a collection of combinational logic and regisiters. The registers contain the state of the sysetm, which changes only at the clock edge, so we say the state is synchronized to the clock. If the clock is sufficiently slow, we can eliminate all the races.

Rules of synchronous sequential circuit composition:

- Every circuit element is a combinational circuit or a register
- At least one circuit element is a register
- All registers receive the same clock signal
- Every cyclic path contains at least one register

### 2.3 Synchronous And Asynchronous Circuits

Asynchronous design in theory is more general than synchronous design design, but synchronous design is easier, so we don't cover asynchronous design here.

#### 3 Finit State Machines

## 4 Timing of Sequential Logic

## 5 Parallelism

## 6 Summary