

# Multi-GPU Programming in NCCL and NVSHMEM

Jeff Hammond Principal Engineer GPU Communication Software

#### **Questions to Answer**

- 1. Why do we have two GPU communication libraries, NCCL and NVSHMEM? What is different about them?
- 2. Why do we need NCCL instead of MPI, if they are so similar?
- 3. How do various NCCL and NVSHMEM communication algorithms differ in usage and performance?
- 4. What are some forward-looking strategies for optimizing communication for GPU platforms?




#### **Outline**

- 1. Overview of NCCL and NVSHMEM
- 2. Historical context for NCCL and NVSHMEM
  - a. Communication semantics and networking hardware
  - 6. GPU issues for MPI
- 3. Matrix transpose experiments
  - a. Benchmark description, MPI/SHMEM examples
  - b. All-to-all, point-to-point, one-sided, load-store with NCCL/NVSHMEM
  - C. DGX-H100 performance
- 4. Take-away messages





#### Overview of NCCL



**PCI Server** 



DGX/HGX



Large Systems

"NCCL: The Inter-GPU Communication Library Powering Multi-GPU AI", Sylvain Jeaugey. GTC25-S72583: <a href="https://www.nvidia.com/en-us/on-demand/session/gtc25-s72583/">https://www.nvidia.com/en-us/on-demand/session/gtc25-s72583/</a>

#### Overview of NCCL



**PCI Server** 



DGX/HGX



"NCCL: The Inter-GPU Communication Library Powering Multi-GPU AI", Sylvain Jeaugey. GTC25-S72583: https://www.nvidia.com/en-us/on-demand/session/gtc25-s72583/

Data Parallelism /

**FSDP** 

Tensor Parallelism

Pipeline Parallelism

**Expert Parallelism** 

All-reduce, all-gather,

reduce-scatter

All-reduce, all-gather,

reduce-scatter

Send / receive

All-to-all

Today's focus.






Large Systems


#### **NCCL Ecosystem**

#### Enabling breakthrough AI research at unprecedented scales

CLOUD & INFRASTRUCTURE aws ORACLE CW CoreWeave Microsoft Azure **λ** Lambda Google Cloud



#### Overview of NVSHMEM



"NVSHMEM: GPU-Integrated Communication for NVIDIA GPU Clusters", Akhil Langer and Jim Dinan. GTC21-S32515: <a href="https://www.nvidia.com/en-us/on-demand/session/gtcspring21-s32515/">https://www.nvidia.com/en-us/on-demand/session/gtcspring21-s32515/</a>

"GPU Communication Libraries for Accelerating HPC and AI Applications @ Hotl 2025" https://hoti.org/tutorials-nccl-nvshmem.html



## **NVSHMEM API Examples**

"NVSHMEM: GPU-Integrated Communication for NVIDIA GPU Clusters", Akhil Langer and Jim Dinan. GTC21-S32515: https://www.nvidia.com/en-us/on-demand/session/gtcspring21-s32515/

"GPU Communication Libraries for Accelerating HPC and AI Applications @ Hotl 2025" https://hoti.org/tutorials-nccl-nvshmem.html



#### **NVSHMEM AI Ecosystem**

C Host and Device APIs

NVSHMEM4Py

#### **Use-cases**

Custom Communication Kernels (EP in MoE) Fused compute-comm kernel Zero-SM and low latency collectives One-sided pt-to-pt comms

#### **Organizations**













#### Libraries/Frameworks



**OpenXLA** 







Google: JAX - Pallas & MosaicGPU

**Perplexity:** PPLX kernels Deepseek: DeepEP library

**Meta:** PyTorch SymmetricMemory

ByteDance: Triton Distributed, TileLink, FLUX Nvidia: NeMO, cuBLASMp, cuFFTMp, nvmathpython, Numba-CUDA (NVSHMEM 3.5)






### The Two Paradigms of HPC Communication

- Two-sided aka message passing, as exemplified by MPI-1.
  - The MPI Forum started in 1993, to standardize what was then a large set of similar but incompatible messaging libraries.
  - MPI Send-Recv can be implemented using e.g. POSIX sockets and thus are considered universally portable.
  - MPI was designed when CPUs were (often) much faster than networks...
  - Two-sided communication combines synchronization and data movement.
- One-sided aka remote memory access (RMA), as exemplified by SHMEM.
  - SHMEM was created for the Cray T3D, which was a revolutionary MPP system that supported direct access to remote memory.
  - (Open)SHMEM's design assumes an SMP or RDMA network and discourages implementations that don't support asynchronous progress in hardware.
  - One-sided communication decouples synchronization and data movement.

#### Two-sided communication



Sender knows:
Input buffer address
Input buffer size
Input data type
Message tag

Receiver ID

The matching protocol allows the input buffer to be written into the output buffer.

Receiver knows:

Output buffer address


Output buffer size

Output data type

Message tag

Sender ID

#### Two-sided communication



#### One-sided communication


PUT

Initiator knows:

Input buffer address
Output buffer address/offset

Buffer size Data type Target ID Before the PUT call is made, memory for the target buffers is registered with both sides.

#### One-sided communication




Before the GET call is made, memory for the target buffers is registered with both sides.

Initiator knows:
Input buffer address/offset
Output buffer address
Buffer size

Data type
Target ID

#### One-sided communication



#### Why does this matter?

- If the synchronizing steps do not line up, processors may idle while waiting.
- Sequential bottlenecks in GPU code should be avoided.
- Synchronizing GPU blocks/threads should also be avoided.
- Data transmission is much easier to offload to specialized hardware (RDMA interconnects like IB, GPU copy engines aka CE) than message matching logic.

Most important AI/HPC communication patterns are persistent, so amortizing away setup costs is beneficial.

#### MPI vs NCCL

The most obvious difference is stream support, but there are more differences:

- MPI allows underflow: send count < recv count.
- MPI datatypes allow arbitrary, nested, heterogeneous, noncontiguous data.
- MPI supports tags, which distinguish messages within a communicator.
- MPI supports "wildcards" (e.g. ANY\_SOURCE), which make message matching hard.
- MPI supports multiple ranks per GPU.


**NCCL supports none of these features.** MPI 4.0 allows some of them to be disabled, but as they are on by default, little to no effort has gone into optimizing for these scenarios.


NCCL also supports multiple ranks (i.e. GPUs) per process, which some AI workloads require.




for (i,j) in matrix: B(i,j) += A(j,i) $A(j,i) += 1.0 \# increment A for verification because <math>B = (B^T)^T$ 

Step 1/25: B[0][0] += A[0][0] (Value: 0)






## **CUDA** transpose



Mark Harris' blog post on matrix transpose:

https://developer.nvidia.com/blog/efficient-matrix-transpose-cuda-cc/

## CUDA transpose - single GPU performance






## Comparing runtime systems with exascale ambitions using the Parallel Research Kernels

R. F. Van der Wijngaart<sup>1</sup>, A. Kayi<sup>1</sup>, J. R. Hammond<sup>1</sup>, G. Jost<sup>1</sup>, T. St. John<sup>1</sup>, S. Sridharan<sup>1</sup>, T. G. Mattson<sup>1</sup>, J. Abercrombie<sup>2</sup>, and J. Nelson<sup>2</sup>





Source Code:


Paper: <a href="https://link.springer.com/book/10.1007/978-3-319-41321-1">https://link.springer.com/book/10.1007/978-3-319-41321-1</a>
Presentation on the PRK project: <a href="https://youtu.be/HTbjM5GDIRM">https://youtu.be/HTbjM5GDIRM</a>


https://github.com/ParRes/Kernels/

<sup>&</sup>lt;sup>1</sup> Intel Corporation, Hillsboro, Oregon, USA.

<sup>&</sup>lt;sup>2</sup> University of Washington, Seattle, WA, USA.

#### Matrix Transpose Communication - Processing Rank 0






Column blocks are mapped onto GPUs 0..7



# **DGX-H100**



Spec	Per H100 GPU	System Total
FP64 Performance	34 TFLOPS	272 TFLOPS
FP64 Tensor Core	67 TFLOPS	536 TFLOPS
Memory Bandwidth	3.35 TB/s	26.8 TB/s
GPU Memory	80 GB HBM3	640 GB
NVLink Bandwidth	900 GB/s bidirectional	3.6 TB/s bisection




# **DGX-H100**




~24 TB/s and ~3 TB/s are the goal for local and remote bandwidth.

Spec	Per H100 GPU	System Total
FP64 Performance	34 TFLOPS	272 TFLOPS
FP64 Tensor Core	67 TFLOPS	536 TFLOPS
Memory Bandwidth	3.35 TB/s	26.8 TB/s
GPU Memory	80 GB HBM3	640 GB
NVLink Bandwidth	900 GB/s bidirectional	3.6 TB/s bisection





```
// A is the source, B is the target, T is a temporary of the same size:
// prk::MPI wrappers infer type and default to MPI COMM WORLD
prk::MPI::alltoall(A.data(), block order*block order,
          T.data(), block order*block order);
// transpose the matrix
for (int r=0; r<np; r++) {
 const size t offset = block order * block order * r;
 transpose block(B.data() + offset,
          T.data() + offset,
          block order, tile size);
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```



Step 1: redistribute A into T

is a temporary of the same size:

```
// prk::MPI wrappers infer type and default to MPI COMM WORLD
prk::MPI::alltoall(A.data(), block order*block order,
          T.data(), block order*block order);
// transpose the matrix
for (int r=0; r<np; r++) {
 const size t offset = block order * block order * r;
 transpose block(B.data() + offset,
          T.data() + offset,
          block order, tile size);
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```


```
// A is the source, B is the target, T is a temporary of the same size:
// prk::MPI wrappers infer type and default to MPI_COMM_WORLD
                                             ck order,
Step 2: transpose each block of T into B
// transpose the matrix
for (int r=0; r<np; r++) {
 const size t offset = block order * block order * r;
 transpose block(B.data() + offset,
          T.data() + offset,
          block order, tile size);
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```

```
// A is the source, B is the target, T is a temporary of the same size:
// prk::MPI wrappers infer type and default to MPI COMM WORLD
prk::MPI::alltoall(A.data(), block order*block order,
          T.data(), block order*block order);
// transpose the matrix
for (int r=0; r<np; r++) {
 const size t offset = block order * block order * r;
 transpose block(B.data() + offset,
         T.data() + offset,
         block order tile size);
 Step 3: update A
```

```
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```

### MPI point-to-point implementation

```
// A is the source, B is the target; T is a temporary for one block:
// transpose the matrix
for (int r=0; r<np; r++) {
 const int recv_from = (me + r) % np;
 const int send to = (me - r + np) \% np;
 size t offset = block order * block order * send to;
 prk::MPI::sendrecv(A.data() + offset, send to,
            T.data(), recv from,
            block order*block order);
 offset = block order * block order * recv from;
 transpose block(B.data() + offset, T.data(), block order, tile size);
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```



### MPI point-to-point implementation

```
// A is the source. B is the target. T is a temperary for one block:
Step 1: redistribute A into T one block at a time
// transpose the matrix
for (int r=0; r<np; r++) {
 const int recv from = (me + r) % np;
                                                                   Circulant shift to avoid network hotspots.
 const int send to = (me - r + np) \% np;
 size t offset = block order * block order * send to;
 prk::MPI::sendrecv(A.data() + offset, send to,
            T.data(), recv from,
            block order*block order);
 offset = block order * block order * recv from;
 transpose block(B.data() + offset, T.data(), block order, tile size);
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```

#### MPI point-to-point implementation

```
// A is the source, B is the target; T is a temporary for one block:
// transpose the matrix
for (int r=0; r<np; r++) {
  const int recv_from = (me + r) % np;
  const int send_to = (me - r + np) % np;
  size_t offset = block_order * block_order * send_to;
  prk::MPI::sendrecv(A.data() + offset, send_to,

  Step 2: transpose the T block into a block of B</pre>
```


```
0 1
```

```
offset = block_order * block_order * recv_from;
transpose_block(B.data() + offset, T.data(), block_order, tile_size);
```

```
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```

### MPI point-to-point implementation

```
// A is the source, B is the target; T is a temporary for one block:
// transpose the matrix
for (int r=0; r<np; r++) {
 const int recv from = (me + r) % np;
 const int send to = (me - r + np) \% np;
 size t offset = block order * block order * send to;
 prk::MPI::sendrecv(A.data() + offset, send to,
            T.data(), recv from,
            block order*block order);
 offset = block order * block order * recv from;
     cnase_block(P_date() + offset, T.data(), block order, tile_size);
  Step 3: update A
```




Increment A block could happen here...

```
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
```

## OpenSHMEM one-sided (Get) implementation

```
// A is the source, B is the target; T is a temporary for one block:
// transpose the matrix
for (int r=0; r<np; r++) {
 const int recv from = (me + r) \% np;
 size t offset = block order * block order * me;
 prk::SHMEM::get(T.data(), A.data() + offset,
          block order * block order, recv from);
 offset = block_order * block_order * recv_from;
 transpose block(B.data() + offset, T.data(), block order, tile size);
prk::SHMEM::barrier();
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
prk::SHMEM::barrier();
```



# OpenSHMEM one-sided (Get) implementation

```
// A is the source, B is the target; T is a temporary for one block:
// transpose the matrix
for (int r=0; r<np; r++) {
 const int recv from = (me + r) \% np;
 size t offset = block order * block order * me;
 prk::SHMEM::get(T.data(), A.data() + offset,
          block order * block order, recv from);
 offset = block_order * block_order * recv_from;
 transpose block(B.data() + offset, T.data(), block order, tile size);
prk::SHMEM::barrier();
                                                With one-sided, we need additional synchronization to prevent
                                                            reading or writing data before it is ready.
// increment A
std::transform(A.begin(), A.end(), A.begin(), [](auto a) { return a + 1; });
prk::SHMEM::barrier();
```



```
// Details on the next slide
prk::NCCL::alltoall(A, T, block order*block order, nccl comm world);
// transpose the matrix
if (bulk) {
// bulk: iterate over all np blocks on the GPU using CUDA Z-dim
 transposeBulk<<<dimGrid, dimBlock>>>(np, block order, T, B);
} else {
 for (int r=0; r<np; r++) {
  const size t offset = block_order * block_order * r;
  transpose<<<dimGrid, dimBlock>>>(block order, T + offset, B + offset);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
```

```
// Details on the next slide
prk::NCCL::alltoall(A, T, block_order*block_order, nccl_comm_world);
// transpose the matrix
if (bulk) {
 // bulk: iterate over all np blocks on the GPU using CUDA Z-dim
 transposeBulk<<<dimGrid, dimBlock>>>(np, block order, T, B);
} else {
 for (int r=0; r<np; r++) {
  const size t offset = block order * block order * r;
  transpose<<<dimGrid, dimBlock>>>(block order, T + offset, B + offset);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
```


```
// Details on the next slide
prk::NCCL::alltoall(A, T, block order*block order, nccl comm world);
// transpose the matrix
if (bulk) {
 // bulk: iterate over all np blocks on the GPU using CUDA Z-dim
 transposeBulk<<<dimGrid, dimBlock>>>(np, block order, T, B);
} else {
 for (int r=0; r<np; r++) {
 const size t offset = block order * block order * r;
 transpose<<<dimGrid, dimBlock>>>(block order, T + offset, B + offset);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
```


```
// Details on the next slide
prk::NCCL::alltoall(A, T, block order*block order, nccl comm world);
// transpose the matrix
if (hulk) {
 // bulk: iterate over all np blocks on the GPU using CUDA Z-dim
 ransposeBulk<<<dimGrid, dimBlock>>>(np, block order, T, B);
} eise {
 for (int r=0; r<np; r++) {
  const size t offset = block order * block order * r;
  transpose<<<dimGrid, dimBlock>>>(block order, T + offset, B + offset);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
```

```
// Details on the next slide
prk::NCCL::alltoall(A, T, block order*block order, nccl comm world);
// transpose the matrix
if (bulk) {
 // bulk: iterate over all np blocks on the GPU using CUDA Z-dim
 transposeBulk<<<dimGrid, dimBlock>>>(np, block order, T, B);
} else {
 for (int r=0; r<np; r++) {
  const size t offset = block_order * block_order * r;
  transpose<<<dimGrid, dimBlock>>>(block order, T + offset, B + offset);
```

```
// increment A
cuda_increment<<<blooks_per_grid, threads_per_block>>>(order * block_order, A);
```


```
template <typename T>
void alltoall(const T * sbuffer, T * rbuffer, size t count,
       ncclComm t comm, cudaStream t stream = 0)
 ncclDataType t type = get NCCL Datatype(*sbuffer);
 int np;
 prk::check( ncclCommCount(comm, &np) );
 prk::check( ncclGroupStart() );
 for (int r=0; r<np; r++) {
  prk::check( ncclSend(sbuffer + r*count, count, type, r, comm, stream) );
  prk::check( ncclRecv(rbuffer + r*count, count, type, r, comm, stream) );
 prk::check( ncclGroupEnd() );
```







## NCCL point-to-point implementation

```
// transpose the matrix
for (int r=0; r<np; r++) {
 const int recv from = (me + r) \% np;
 const int send to = (me - r + np) \% np;
 size t offset = block order * block order * send to;
 // this is just NCCL group { send, recv }
 prk::NCCL::sendrecv(A + offset, send_to, T, recv_from,
            block order*block order, nccl comm world);
 offset = block order * block order * recv from;
 transpose<<<dimGrid, dimBlock>>>(block order, T, B + offset);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
```








# **NVSHMEM** all-to-all implementation

```
// alltoall does not fully synchronize; as-if put-to-all targets
prk::NVSHMEM::barrier(false /* no memory barrier */);
prk::NVSHMEM::alltoall(T, A, block_order*block_order);
// transpose the matrix
if (bulk) {
 transposeBulk<<<dimGrid, dimBlock>>>(np, block order, T, B);
} else {
 for (int r=0; r<np; r++) {
  const size t offset = block_order * block_order * r;
  transpose<<<dimGrid, dimBlock>>>(block order, T + offset, B + offset);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
```







# NVSHMEM one-sided (Get) implementation

```
// transpose the matrix
if (on device) {
 transpose nvshmem get<<<dimGrid, dimBlock>>>(variant, block order*block order,
                         me, np, block order, A, B, T);
} else {
for (int r=0; r<np; r++) {
  const int recv from = (me + r) \% np;
  size t offset = block order * block order * me;
  prk::NVSHMEM::get(T, A+offset, block_order * block_order, recv_from);
  offset = block order * block order * recv from;
  transpose<<<dimGrid, dimBlock>>>(block order, T, B+offset);
prk::NVSHMEM::barrier(false);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
prk::NVSHMEM::barrier(false);
```

# NVSHMEM one-sided (Get) implementation

```
device void transposeDevice get(unsigned order, const double * A, double * B, int recv from)
shared double tile[tile dim][tile dim+1];
auto x = blockldx.x * tile dim + threadIdx.x;
auto y = blockIdx.y * tile_dim + threadIdx.y;
for (int j = 0; j < tile dim; j += block rows) {
 double T;
 // element-wise get is not the most efficient code
 // it will inline, so on NVL it is a remote load, but it will be very bad over the network
 nvshmem getmem(&T, &A[(y+j)*order + x], sizeof(double), recv_from);
 tile[threadIdx.y+j][threadIdx.x] = T;
syncthreads();
x = blockldx.y * tile dim + threadIdx.x;
y = blockldx.x * tile dim + threadIdx.y;
for (int j = 0; j < tile dim; j+= block rows) {
 B[(y+j)* order + x] += tile[threadIdx.x][threadIdx.y + j];
```




# NVSHMEM direct (pointer) implementation


```
// transpose the matrix
if (on device) {
 transpose nvshmem ptr<<<dimGrid, dimBlock>>>(variant, block order*block order,
                         me, np, block order, A, B);
} else {
 for (int r=0; r<np; r++) {
  const int recv from = (me + r) % np;
  size t offset = block order * block order * me;
  const double * T = (double*)nvshmem ptr(A + offset, recv from);
  transpose<<<dimGrid, dimBlock>>>(block order, T, B+offset);
prk::NVSHMEM::barrier(false);
// increment A
cuda increment<<<blooks per grid, threads per block>>>(order * block order, A);
prk::NVSHMEM::barrier(false);
```

## NVSHMEM one-sided (ptr) implementation


```
__global__void transpose_nvshmem_ptr(int variant, size_t block_size,
                     int me, int np, unsigned block order,
                     const double * A, double * B)
for (int r=0; r<np; r++) {
 const int recv from = (me + r) \% np;
 const size t soffset = block size * me;
  const size t roffset = block size * recv from;
  const double * T = (double^{\pm})nvshmem ptr(A + soffset, recv from);
 // this is just the variant 2 (optimized) kernel
 transposeDevice(block order, T, B + roffset);
    syncthreads();
```









#### **NVLINK Topology: 6 Domains × 8 GPUs**











# Mixture-of-Experts



"Efficient and Portable Mixture-of-Experts Communication" by Perplexity.

<a href="https://www.perplexity.ai/hub/blog/efficient-and-portable-mixture-of-experts-communication">https://www.perplexity.ai/hub/blog/efficient-and-portable-mixture-of-experts-communication</a>


# Mixture-of-Experts



"Efficient and Portable Mixture-of-Experts Communication" by Perplexity.

<a href="https://www.perplexity.ai/hub/blog/efficient-and-portable-mixture-of-experts-communication">https://www.perplexity.ai/hub/blog/efficient-and-portable-mixture-of-experts-communication</a>

# Mixture-of-Experts



"Efficient and Portable Mixture-of-Experts Communication" by Perplexity.

<a href="https://www.perplexity.ai/hub/blog/efficient-and-portable-mixture-of-experts-communication">https://www.perplexity.ai/hub/blog/efficient-and-portable-mixture-of-experts-communication</a>

### **NCCL Roadmap**

#### Feedback & Prioritization Welcome

NCCL v2.27 May '25	Github Preview - Aug'25 NCCL v2.28 Sept '25	NCCL v2.29 Q4'25
Low latency kernel and algos	CE Collectives	MNNVL CE Collectives
Symmetric Memory	Device API Support	Python Host API support (NCCL4Py)
NCCL Communicator Shrink	MNNVL Symmetric memory support	NCCL Put/Get Host API
NVL SHARP with IB SHARP and UB registration	Extend PAT Support	<b>NCCL Communicator Grow</b>
Profiler Enhancements	New APIs for A2A, Gather, Scatter	New API for A2Av
Improved Cost Model & Tuning	Performance tuning improvements	More latency optimizations
User-buffer Optimization	NCCL inspector support	MIG support
Direct NIC GB300 / CX-8 Enablement	CMake support	
DGX Spark Enablement	Multiple ranks per GPU	
Cross-DC Communication Support		

Subject to Change

Prior Release Notes Available on docs.nvidia.com



### **NCCL Roadmap**

#### Feedback & Prioritization Welcome

NCCL v2.27 May '25	Github Preview - Aug'25 NCCL v2.28 Sept '25	NCCL v2.29 Q4'25
ow latency kernel and algos	CE Collectives	MNNVL CE Collectives
Symmetric Memory	Device API Support	Python Host API support (NCCL4Py)
NCCL Communicator Shrink	MNNVL Symmetric memory support	NCCL Put/Get Host API
NVL SHARP with IB SHARP and UB registration	Extend PAT Support	NCCL Communicator Grow
Profiler Enhancements	New APIs for A2A, Gather, Scatter	New API for A2Av
Improved Cost Model & Tuning	Performance tuning improvements	More latency optimizations
User-buffer Optimization	NCCL inspector support	MIG support
Direct NIC GB300 / CX-8 Enablement	CMake support	
DGX Spark Enablement	Multiple ranks per GPU	
Cross-DC Communication Support		

Subject to Change

Prior Release Notes Available on docs.nvidia.com



# Take-away messages

#### **NVSHMEM**

- Easy: NVLINK mapping allows remote memory to look like local memory.
- Fast: NVLINK direct access is the fastest way to move data within a domain.
- Portable: Put/Get works over NVLINK, IB, EFA, etc.

#### NCCL

- All the collectives, at scale, with extensive support for AI workflows.
- Trust NCCL. Don't try to be too smart.
- NCCL symmetric memory is here; the device API is coming.





### Why MPI on GPUs is Hard

- Is this a CUDA GPU or an OpenCL GPU?
  - Forward-progress guarantees are important.
  - Blocking, synchronization and ordering are all performance hazards on GPUs. RMA is a good model for GPUs...
  - MPI support for NUMA doesn't easily extend to GPUs.
- NCCL is MPI for GPUs
  - Stream semantics in everything.
  - Only implements patterns that make sense.
  - Supports GPU endpoints...
- Hopefully, MPI-6 will catch up to NCCL...