



StarFive
赛昉科技

StarFive JH7110 Technical Reference Manual

Version: Preliminary

Date: 2022/2/6

Doc ID: JH7110-TRMEN-001

Legal Statements

Important legal notice before reading this documentation.

PROPRIETARY NOTICE

Copyright © Shanghai StarFive Technology Co., Ltd., 2023. All rights reserved.

Information in this document is provided "as is," with all faults. Contents may be periodically updated or revised due to product development. Shanghai StarFive Technology Co., Ltd. (hereinafter "StarFive") reserves the right to make changes without further notice to any products herein.

StarFive expressly disclaims all warranties, representations, and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchantability, fitness for a particular purpose, and non-infringement.

StarFive does not assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

All material appearing in this document is protected by copyright and is the property of StarFive. You may not reproduce the information contained herein, in whole or in part, without the written permission of StarFive.

Contact Us

Address: Room 502, Building 2, No. 61 Shengxia Rd., China (Shanghai) Pilot Free Trade Zone, Shanghai, 201203, China

Website: <http://www.starfivetech.com>

Email:

- Sales: sales@starfivetech.com
- Support: support@starfivetech.com

Preface

About this guide and technical support information.

About this document

This document mainly provides the users with the technical reference information of the StarFive SoC JH7110.

Revision History

Table 0-1 Revision History

Version	Released	Revision
Preliminary		<p>Preliminary release for customer preview.</p> <p>Please know the preliminary release is for preview only, any content inside can be updated without previous notice.</p>

Notes and notices

The following notes and notices might appear in this guide:

-  **Tip:**
Suggests how to apply the information in a topic or step.
-  **Note:**
Explains a special case or expands on an important point.
-  **Important:**
Points out critical information concerning a topic or step.
-  **CAUTION:**
Indicates that an action or step can cause loss of data, security problems, or performance issues.
-  **Warning:**
Indicates that an action or step can result in physical harm or cause damage to hardware.

Contents

List of Tables.....	.7
List of Figures.....	27
Legal Statements.....	ii
Preface.....	iii
1. System Overview.....	28
1.1. Introduction.....	28
1.2. Block Diagram.....	28
1.3. Highlighted Feature.....	30
2. System Architecture.....	31
2.1. Bus Connection.....	31
2.2. Boot Process.....	32
2.3. Interrupt.....	33
2.3.1. Interrupt Concepts.....	33
2.3.2. Interrupt Connections.....	34
2.4. Memory Map.....	40
2.4.1. System Memory Map.....	41
2.4.2. U74 Memory Map.....	48
2.4.3. E24 Memory Map.....	51
2.4.4. Audio DSP Memory Map.....	53
2.4.5. NoC Memory Map.....	55
2.5. Clock and Reset.....	58
2.5.1. Reset Source.....	58
2.5.2. Reset Sequence.....	58
2.5.3. Reset Process.....	58
2.5.4. Reset Timing.....	59
2.5.5. Clock Structure.....	59
2.5.6. System PLL.....	60
2.5.7. Clock Specification.....	61
2.6. Signal Description.....	62
2.6.1. Pin Map.....	69
2.6.2. Pin List.....	70
2.7. GPIO.....	82
2.7.1. Overview.....	82
2.7.2. Feature.....	82
2.7.3. GPIO Functions.....	84
2.7.4. GPIO Input Signals.....	100
2.7.5. GPIO Output Signals.....	103
2.7.6. GPIO Voltage Selection Registers.....	106
2.7.7. GPIO Voltage Selection IOs.....	108
2.8. System Control Registers.....	108
2.8.1. SYS CRG.....	108
2.8.2. STG CRG.....	201
2.8.3. AON CRG.....	214

Contents

2.8.4. SYS SYSCON.....	220
2.8.5. STG SYSCON.....	238
2.8.6. AON SYSCON.....	293
2.8.7. SYS IOMUX CFG.....	297
2.8.8. AON IOMUX CFG.....	449
3. Power Management.....	465
3.1. Overview.....	465
3.2. Analog PHY Power.....	466
3.2.1. DDR PHY.....	466
3.2.2. MIPI RX.....	467
3.2.3. MIPI TX.....	468
3.2.4. OTP.....	470
3.2.5. PCIE.....	470
3.2.6. PLL.....	473
3.2.7. Temperature Sensor.....	473
3.2.8. USB.....	474
3.3. Power Modes.....	476
3.4. Power Supply.....	476
3.4.1. Power-Up Sequence.....	476
3.4.2. Standby and Wakeup.....	477
3.4.3. Power Group Description.....	478
3.5. Power Mode.....	479
3.6. PMU.....	479
3.6.1. Overview.....	479
3.6.2. Feature.....	479
3.6.3. Block Diagram.....	480
3.6.4. Function Description.....	480
3.6.5. Register Description.....	480
4. Image Subsystem.....	491
4.1. ISP.....	491
4.1.1. Overview.....	491
4.1.2. Feature.....	491
4.1.3. Block Diagram.....	492
4.1.4. Clock and Reset Specification.....	492
4.1.5. Control Registers.....	494
4.1.6. More Information.....	505
5. Display Subsystem.....	506
5.1. Block Diagram.....	506
5.2. Memory Map.....	507
5.3. Clock and Reset.....	508
5.4. Interrupt.....	512
5.5. Pixel Data Mapping.....	512
5.5.1. DC8200 Data Mapping.....	512
5.5.2. DSI Data Mapping.....	513
5.5.3. HDMI Data Mapping.....	513
5.6. Control Registers.....	514

Contents

5.6.1. DOM VOUT CRG.....	514
5.6.2. DOM VOUT SYSCON.....	523
5.6.3. MIPI TX APBIF.....	526
5.7. More Information.....	533
Index.....	a



StarFive
思研科技

List of Tables

Table 0-1 Revision History.....	iii
Table 2-1 System Bus Connection.....	31
Table 2-2 System Boot Process.....	32
Table 2-3 System Interrupt Connections.....	35
Table 2-4 System Memory Map.....	42
Table 2-5 U74 Memory Map.....	49
Table 2-6 E24 Memory Map.....	52
Table 2-7 Audio DSP Memory Map.....	54
Table 2-8 NoC Memory Map.....	56
Table 2-9 Reset Source.....	58
Table 2-10 Reset Sequence.....	58
Table 2-12 Clock Specifications.....	62
Table 2-13 System Signal Description.....	63
Table 2-14 Pin List Description (A).....	70
Table 2-15 Pin List Description (B).....	70
Table 2-16 Pin List Description (C).....	71
Table 2-17 Pin List Description (D).....	71
Table 2-18 Pin List Description (E).....	72
Table 2-19 Pin List Description (F).....	72
Table 2-20 Pin List Description (G).....	73
Table 2-21 Pin List Description (H).....	73
Table 2-22 Pin List Description (J).....	74
Table 2-23 Pin List Description (K).....	74
Table 2-24 Pin List Description (L).....	75
Table 2-25 Pin List Description (M).....	75
Table 2-26 Pin List Description (N).....	76
Table 2-27 Pin List Description (P).....	76
Table 2-28 Pin List Description (R).....	77
Table 2-29 Pin List Description (T).....	77
Table 2-30 Pin List Description (U).....	78
Table 2-31 Pin List Description (V).....	78
Table 2-32 Pin List Description (W).....	79
Table 2-33 Pin List Description (Y).....	79
Table 2-34 Pin List Description (AA).....	80
Table 2-35 Pin List Description (AB).....	80
Table 2-36 Pin List Description (AC).....	81
Table 2-37 Pin List Description (AD).....	81
Table 2-38 Pin List Description (AE).....	82
Table 2-39 GPIO Function Description.....	85
Table 2-40 Full Multiplexing.....	90
Table 2-41 GPIO Function 2 Description.....	97
Table 2-42 GPIO Function 3 Description.....	99
Table 2-44 GPIO OEN List for u0_sys_iomux_fmux.....	103

Contents

Table 2-45 GPIO OEN List for u0_aon_iomux_fmux.....	106
Table 2-46 SYS_SYSCONSAIF__SYSCFG_12 Register Description.....	107
Table 2-47 SYS_IOMUX_CFG_SAIF_SYSCFG_596 Register Description.....	107
Table 2-48 AON_IOMUX_CFG_SAIF_SYSCFG_96 Register Description.....	108
Table 2-49 GPIO Voltage Selection IOs.....	108
Table 2-50 clk_cpu_root Register Description.....	108
Table 2-51 clk_cpu_core Register Description.....	109
Table 2-52 clk_cpu_bus Register Description.....	109
Table 2-53 clk_gpu_root Register Description.....	110
Table 2-54 clk_perh_root Register Description.....	110
Table 2-55 clk_bus_root Register Description.....	111
Table 2-56 clk_nocstg_bus Register Description.....	111
Table 2-57 clk_axi_cfg0 Register Description.....	111
Table 2-58 clk_stg_axiahb Register Description.....	112
Table 2-59 clk_ahb0 Register Description.....	112
Table 2-60 clk_ahb1 Register Description.....	113
Table 2-61 clk_apb_bus_func Register Description.....	113
Table 2-62 clk_apb0 Register Description.....	113
Table 2-63 clk_pll0_div2 Register Description.....	114
Table 2-64 clk_pll1_div2 Register Description.....	114
Table 2-65 clk_pll2_div2 Register Description.....	114
Table 2-66 clk_audio_root Register Description.....	115
Table 2-67 clk_mclk_inner Register Description.....	115
Table 2-68 clk_mclk Register Description.....	116
Table 2-69 mclk_out Register Description.....	116
Table 2-70 clk_isp_2x Register Description.....	116
Table 2-71 clk_isp_axi Register Description.....	117
Table 2-72 clk_gclk0 Register Description.....	117
Table 2-73 clk_gclk1 Register Description.....	118
Table 2-74 clk_gclk2 Register Description.....	118
Table 2-75 clk_u0_u7mc_sft7110_core_clk Register Description.....	119
Table 2-76 clk_u0_u7mc_sft7110_core_clk1 Register Description.....	119
Table 2-77 clk_u0_u7mc_sft7110_core_clk2 Register Description.....	119
Table 2-78 clk_u0_u7mc_sft7110_core_clk3 Register Description.....	120
Table 2-79 clk_u0_u7mc_sft7110_core_clk4 Register Description.....	120
Table 2-80 clk_u0_u7mc_sft7110_debug_clk Register Description.....	120
Table 2-81 clk_u0_u7mc_sft7110_rtc_toggle Register Description.....	121
Table 2-82 clk_u0_u7mc_sft7110_trace_clk0 Register Description.....	121
Table 2-83 clk_u0_u7mc_sft7110_trace_clk1 Register Description.....	121
Table 2-84 clk_u0_u7mc_sft7110_trace_clk2 Register Description.....	122
Table 2-85 clk_u0_u7mc_sft7110_trace_clk3 Register Description.....	122
Table 2-86 clk_u0_u7mc_sft7110_trace_clk4 Register Description.....	122
Table 2-87 clk_u0_u7mc_sft7110_trace_com_clk Register Description.....	123
Table 2-88 clk_u0_sft7110_noc_bus_clk_cpu_axi Register Description.....	123
Table 2-89 clk_u0_sft7110_noc_bus_clk_axicfg0_axi Register Description.....	123
Table 2-90 clk_osc_div2 Register Description.....	124

Table 2-91 clk_pll1_div4 Register Description.....	124
Table 2-92 clk_pll1_div8 Register Description.....	124
Table 2-93 clk_ddr_bus Register Description.....	125
Table 2-94 clk_u0_ddr_sft7110_clk_axi Register Description.....	125
Table 2-95 clk_gpu_core Register Description.....	126
Table 2-96 clk_u0_img_gpu_core_clk Register Description.....	126
Table 2-97 clk_u0_img_gpu_sys_clk Register Description.....	126
Table 2-98 clk_u0_img_gpu_clk_apb Register Description.....	127
Table 2-99 clk_u0_img_gpu_RTC_toggle Register Description.....	127
Table 2-100 clk_u0_sft7110_noc_bus_clk_gpu_axi Register Description.....	127
Table 2-101 clk_u0_dom_isp_top_clk_dom_isp_top_clk_ispcore_2x Register Description.....	128
Table 2-102 clk_u0_dom_isp_top_clk_dom_isp_top_clk_axi Register Description.....	128
Table 2-103 clk_u0_sft7110_noc_bus_clk_isp_axi Register Description.....	128
Table 2-104 clk_hifi4_core Register Description.....	129
Table 2-105 clk_hifi4_axi Register Description.....	129
Table 2-106 clk_u0_axi_cfg1_dec_clk_main Register Description.....	130
Table 2-107 clk_u0_axi_cfg1_dec_clk_ahb Register Description.....	130
Table 2-108 clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_src Register Description.....	130
Table 2-109 clk_vout_axi Register Description.....	131
Table 2-110 clk_u0_sft7110_noc_bus_clk_disp_axi Register Description.....	131
Table 2-111 clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_ahb Register Description.....	131
Table 2-112 clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_axi Register Description.....	132
Table 2-113 clk_u0_dom_vout_top_clk_dom_vout_top_clk_hdmitx0_mclk Register Description.....	132
Table 2-114 clk_u0_dom_vout_top_clk_dom_vout_top_clk_mipiphy_ref Register Description.....	132
Table 2-115 clk_jpegc_axi Register Description.....	133
Table 2-116 clk_u0_CODAJ12_clk_axi Register Description.....	133
Table 2-117 clk_u0_CODAJ12_clk_core Register Description.....	133
Table 2-118 clk_u0_CODAJ12_clk_apb Register Description.....	134
Table 2-119 clk_vdec_axi Register Description.....	134
Table 2-120 clk_u0_WAVE511_clk_axi Register Description.....	135
Table 2-121 clk_u0_WAVE511_clk_bpu Register Description.....	135
Table 2-122 clk_u0_WAVE511_clk_vce Register Description.....	135
Table 2-123 clk_u0_WAVE511_clk_apb Register Description.....	136
Table 2-124 clk_u0_vdec_jpg_arb_jpgclk Register Description.....	136
Table 2-125 clk_u0_vdec_jpg_arb_mainclk Register Description.....	137
Table 2-126 clk_u0_sft7110_noc_bus_clk_vdec_axi Register Description.....	137
Table 2-127 clk_venc_axi Register Description.....	137
Table 2-128 clk_u0_wave420l_clk_axi Register Description.....	138
Table 2-129 clk_u0_wave420l_clk_bpu Register Description.....	138
Table 2-130 clk_u0_wave420l_clk_vce Register Description.....	138
Table 2-131 clk_u0_wave420l_clk_apb Register Description.....	139
Table 2-132 clk_u0_sft7110_noc_bus_clk_venc_axi Register Description.....	139
Table 2-133 clk_u0_axi_cfg0_dec_clk_main_div Register Description.....	140
Table 2-134 clk_u0_axi_cfg0_dec_clk_main Register Description.....	140
Table 2-135 clk_u0_axi_cfg0_dec_clk_hifi4 Register Description.....	140
Table 2-136 clk_u2_aximem_128b_clk_axi Register Description.....	141

Contents

Table 2-137 clk_u0_cdns_qspi_clk_ahb Register Description.....	141
Table 2-138 clk_u0_cdns_qspi_clk_apb Register Description.....	141
Table 2-139 clk_qspi_ref_src Register Description.....	142
Table 2-140 clk_u0_cdns_qspi_clk_ref Register Description.....	142
Table 2-141 clk_u0_dw_sdio_clk_ahb Register Description.....	142
Table 2-142 clk_u1_dw_sdio_clk_ahb Register Description.....	143
Table 2-143 clk_u0_dw_sdio_clk_sdcard Register Description.....	143
Table 2-144 clk_u1_dw_sdio_clk_sdcard Register Description.....	144
Table 2-145 clk_usb_125m Register Description.....	144
Table 2-146 clk_u0_sft7110_noc_bus_clk_stg_axi Register Description.....	144
Table 2-147 clk_u1_dw_gmac5_axi64_clk_ahb Register Description.....	145
Table 2-148 clk_u1_dw_gmac5_axi64_clk_axi Register Description.....	145
Table 2-149 clk_gmac_src Register Description.....	145
Table 2-150 clk_gmac1_gtclk Register Description.....	146
Table 2-151 clk_gmac1_rmii_rtx Register Description.....	146
Table 2-152 clk_u1_dw_gmac5_axi64_clk_ptp Register Description.....	147
Table 2-153 clk_u1_dw_gmac5_axi64_clk_rx Register Description.....	147
Table 2-154 clk_u1_dw_gmac5_axi64_clk_rx_inv Register Description.....	148
Table 2-155 clk_u1_dw_gmac5_axi64_clk_tx Register Description.....	148
Table 2-156 clk_u1_dw_gmac5_axi64_clk_tx_inv Register Description.....	148
Table 2-157 clk_gmac1_gtgc Register Description.....	149
Table 2-158 clk_gmac0_gtclk Register Description.....	149
Table 2-159 clk_gmac0_ptp Register Description.....	149
Table 2-160 clk_gmac_phy Register Description.....	150
Table 2-161 clk_gmac0_gtgc Register Description.....	150
Table 2-162 clk_u0_sys_iomux_pclk Register Description.....	151
Table 2-163 clk_u0_mailbox_clk_apb Register Description.....	151
Table 2-164 clk_u0_int_ctrl_clk_apb Register Description.....	151
Table 2-165 clk_u0_can_ctrl_clk_apb Register Description.....	152
Table 2-166 clk_u0_can_ctrl_clk_timer Register Description.....	152
Table 2-167 clk_u0_can_ctrl_clk_can Register Description.....	152
Table 2-168 clk_u1_can_ctrl_clk_apb Register Description.....	153
Table 2-169 clk_u1_can_ctrl_clk_timer Register Description.....	153
Table 2-170 clk_u1_can_ctrl_clk_can Register Description.....	154
Table 2-171 clk_u0_pwm_8ch_clk_apb Register Description.....	154
Table 2-172 clk_u0_dskit_wdt_clk_apb Register Description.....	154
Table 2-173 clk_u0_dskit_wdt_clk_wdt Register Description.....	155
Table 2-174 clk_u0_si5_timer_clk_apb Register Description.....	155
Table 2-175 clk_u0_si5_timer_clk_timer0 Register Description.....	155
Table 2-176 clk_u0_si5_timer_clk_timer1 Register Description.....	156
Table 2-177 clk_u0_si5_timer_clk_timer2 Register Description.....	156
Table 2-178 clk_u0_si5_timer_clk_timer3 Register Description.....	157
Table 2-179 clk_u0_temp_sensor_clk_apb Register Description.....	157
Table 2-180 clk_u0_temp_sensor_clk_temp Register Description.....	157
Table 2-181 clk_u0_ssp_spi_clk_apb Register Description.....	158
Table 2-182 clk_u1_ssp_spi_clk_apb Register Description.....	158

Table 2-183 clk_u2_ssp_spi_clk_apb Register Description.....	159
Table 2-184 clk_u3_ssp_spi_clk_apb Register Description.....	159
Table 2-185 clk_u4_ssp_spi_clk_apb Register Description.....	159
Table 2-186 clk_u5_ssp_spi_clk_apb Register Description.....	160
Table 2-187 clk_u6_ssp_spi_clk_apb Register Description.....	160
Table 2-188 clk_u0_dw_i2c_clk_apb Register Description.....	160
Table 2-189 clk_u1_dw_i2c_clk_apb Register Description.....	161
Table 2-190 clk_u2_dw_i2c_clk_apb Register Description.....	161
Table 2-191 clk_u3_dw_i2c_clk_apb Register Description.....	161
Table 2-192 clk_u4_dw_i2c_clk_apb Register Description.....	162
Table 2-193 clk_u5_dw_i2c_clk_apb Register Description.....	162
Table 2-194 clk_u6_dw_i2c_clk_apb Register Description.....	162
Table 2-195 clk_u0_dw_uart_clk_apb Register Description.....	163
Table 2-196 clk_u0_dw_uart_clk_core Register Description.....	163
Table 2-197 clk_u1_dw_uart_clk_apb Register Description.....	163
Table 2-198 clk_u1_dw_uart_clk_core Register Description.....	164
Table 2-199 clk_u2_dw_uart_clk_apb Register Description.....	164
Table 2-200 clk_u2_dw_uart_clk_core Register Description.....	164
Table 2-201 clk_u3_dw_uart_clk_apb Register Description.....	165
Table 2-202 clk_u3_dw_uart_clk_core Register Description.....	165
Table 2-203 clk_u4_dw_uart_clk_apb Register Description.....	165
Table 2-204 clk_u4_dw_uart_clk_core Register Description.....	166
Table 2-205 clk_u5_dw_uart_clk_apb Register Description.....	166
Table 2-206 clk_u5_dw_uart_clk_core Register Description.....	167
Table 2-207 clk_u0_pwmdac_clk_apb Register Description.....	167
Table 2-208 clk_u0_pwmdac_clk_core Register Description.....	167
Table 2-209 clk_u0_cdns_spdif_clk_apb Register Description.....	168
Table 2-210 clk_u0_cdns_spdif_clk_core Register Description.....	168
Table 2-211 clk_u0_i2stx_4ch_clk_apb Register Description.....	169
Table 2-212 clk_i2stx_4ch0_bclk_mst Register Description.....	169
Table 2-213 clk_i2stx_4ch0_bclk_mst_inv Register Description.....	169
Table 2-214 clk_i2stx_4ch0_lrck_mst Register Description.....	170
Table 2-215 clk_u0_i2stx_4ch_bclk Register Description.....	170
Table 2-216 clk_u0_i2stx_4ch_bclk_n Register Description.....	171
Table 2-217 clk_u0_i2stx_4ch_lrck Register Description.....	171
Table 2-218 clk_u1_i2stx_4ch_clk_apb Register Description.....	171
Table 2-219 clk_i2stx_4ch1_bclk_mst Register Description.....	172
Table 2-220 clk_i2stx_4ch1_bclk_mst_inv Register Description.....	172
Table 2-221 clk_i2stx_4ch1_lrck_mst Register Description.....	172
Table 2-222 clk_u1_i2stx_4ch_bclk Register Description.....	173
Table 2-223 clk_u1_i2stx_4ch_bclk_n Register Description.....	173
Table 2-224 clk_u1_i2stx_4ch_lrck Register Description.....	174
Table 2-225 clk_u0_i2srx_3ch_clk_apb Register Description.....	174
Table 2-226 clk_i2srx_3ch_bclk_mst Register Description.....	174
Table 2-227 clk_i2srx_3ch_bclk_mst_inv Register Description.....	175
Table 2-228 clk_i2srx_3ch_lrck_mst Register Description.....	175

Contents

Table 2-229 clk_u0_i2srx_3ch_bclk Register Description.....	176
Table 2-230 clk_u0_i2srx_3ch_bclk_n Register Description.....	176
Table 2-231 clk_u0_i2srx_3ch_lrck Register Description.....	176
Table 2-232 clk_u0_pdm_4mic_clk_dmic Register Description.....	177
Table 2-233 clk_u0_pdm_4mic_clk_apb Register Description.....	177
Table 2-234 clk_u0_tdm16slot_clk_ahb Register Description.....	177
Table 2-235 clk_u0_tdm16slot_clk_apb Register Description.....	178
Table 2-236 clk_tdm_internal Register Description.....	178
Table 2-237 clk_u0_tdm16slot_clk_tdm Register Description.....	179
Table 2-238 clk_u0_tdm16slot_clk_tdm_n Register Description.....	179
Table 2-239 clk_u0_jtag_certification_trng_clk Register Description.....	179
Table 2-240 Software_RESET_assert0_addr_assert_sel Register Description.....	180
Table 2-241 Software_RESET_assert1_addr_assert_sel Register Description.....	182
Table 2-242 Software_RESET_assert2_addr_assert_sel Register Description.....	185
Table 2-243 Software_RESET_assert3_addr_assert_sel Register Description.....	188
Table 2-244 SYSCRG_RESET_STATUS0 Register Description.....	190
Table 2-245 SYSCRG_RESET_STATUS1 Register Description.....	193
Table 2-246 SYSCRG_RESET_STATUS2 Register Description.....	196
Table 2-247 SYSCRG_RESET_STATUS3 Register Description.....	198
Table 2-248 clk_u0_hifi4_clk_core Register Description.....	201
Table 2-249 clk_u0_cdn_usb_clk_usb_apb Register Description.....	201
Table 2-250 clk_u0_cdn_usb_clk_utmi_apb Register Description.....	201
Table 2-251 clk_u0_cdn_usb_clk_axi Register Description.....	202
Table 2-252 clk_u0_cdn_usb_clk_lpm Register Description.....	202
Table 2-253 clk_u0_cdn_usb_clk_stb Register Description.....	203
Table 2-254 clk_u0_cdn_usb_clk_app_125 Register Description.....	203
Table 2-255 clk_u0_cdn_usb_refclk Register Description.....	203
Table 2-256 clk_u0_plda_pcie_clk_axi_mst0 Register Description.....	204
Table 2-257 clk_u0_plda_pcie_clk_apb Register Description.....	204
Table 2-258 clk_u0_plda_pcie_clk_tl Register Description.....	204
Table 2-259 clk_u1_plda_pcie_clk_axi_mst0 Register Description.....	205
Table 2-260 clk_u1_plda_pcie_clk_apb Register Description.....	205
Table 2-261 clk_u1_plda_pcie_clk_tl Register Description.....	205
Table 2-262 clk_u0_pcio1_slv_dec_mainclk Register Description.....	205
Table 2-263 clk_u0_sec_top_hclk Register Description.....	206
Table 2-264 clk_u0_sec_top_miscahb_clk Register Description.....	206
Table 2-265 clk_u0_stg_mtrx_grp0_clk_main Register Description.....	206
Table 2-266 clk_u0_stg_mtrx_grp0_clk_bus Register Description.....	207
Table 2-267 clk_u0_stg_mtrx_grp0_clk_stg Register Description.....	207
Table 2-268 clk_u0_stg_mtrx_grp1_clk_main Register Description.....	207
Table 2-269 clk_u0_stg_mtrx_grp1_clk_bus Register Description.....	207
Table 2-270 clk_u0_stg_mtrx_grp1_clk_stg Register Description.....	208
Table 2-271 clk_u0_stg_mtrx_grp1_clk_hifi Register Description.....	208
Table 2-272 clk_u0_e2_sft7110_rtc_clk Register Description.....	208
Table 2-273 clk_u0_e2_sft7110_clk_core Register Description.....	209
Table 2-274 clk_u0_e2_sft7110_clk_dbg Register Description.....	209

Table 2-275 clk_u0_dw_dma1p_8ch_56hs_clk_axi Register Description.....	209
Table 2-276 clk_u0_dw_dma1p_8ch_56hs_clk_ahb Register Description.....	210
Table 2-277 Software_RESET_assert0_addr_assert_sel Register Description.....	210
Table 2-278 STGCRG_RESET_STATUS Register Description.....	212
Table 2-279 clk_osc_div4 Register Description.....	214
Table 2-280 clk_aon_apb_func Register Description.....	215
Table 2-281 clk_u0_dw_gmac5_axi64_clk_ahb Register Description.....	215
Table 2-282 clk_u0_dw_gmac5_axi64_clk_axi Register Description.....	215
Table 2-283 clk_gmac0_rmii_rtx Register Description.....	216
Table 2-284 clk_u0_dw_gmac5_axi64_clk_tx Register Description.....	216
Table 2-285 clk_u0_dw_gmac5_axi64_clk_tx_inv Register Description.....	216
Table 2-286 clk_u0_dw_gmac5_axi64_clk_rx Register Description.....	217
Table 2-287 clk_u0_dw_gmac5_axi64_clk_rx_inv Register Description.....	217
Table 2-288 clk_u0_otpc_clk_apb Register Description.....	217
Table 2-289 clk_u0_rtc_hms_clk_apb Register Description.....	217
Table 2-290 clk_rtc_internal Register Description.....	218
Table 2-291 clk_u0_rtc_hms_clk_osc32k Register Description.....	218
Table 2-292 clk_u0_rtc_hms_clk_cal Register Description.....	219
Table 2-293 Software_RESET_assert0_addr_assert_sel Register Description.....	219
Table 2-294 AONCRG_RESET_STATUS Register Description.....	220
Table 2-295 SYS_SYSCONSAIF__SYSCFG_0 Register Description.....	220
Table 2-296 SYS_SYSCONSAIF__SYSCFG_4 Register Description.....	221
Table 2-297 SYS_SYSCONSAIF__SYSCFG_8 Register Description.....	221
Table 2-298 SYS_SYSCONSAIF__SYSCFG_12 Register Description.....	222
Table 2-299 SYS_SYSCONSAIF__SYSCFG_16 Register Description.....	222
Table 2-300 SYS_SYSCONSAIF__SYSCFG_20 Register Description.....	223
Table 2-301 SYS_SYSCONSAIF__SYSCFG_24 Register Description.....	224
Table 2-302 SYS_SYSCONSAIF__SYSCFG_28 Register Description.....	225
Table 2-303 SYS_SYSCONSAIF__SYSCFG_32 Register Description.....	225
Table 2-304 SYS_SYSCONSAIF__SYSCFG_36 Register Description.....	226
Table 2-305 SYS_SYSCONSAIF__SYSCFG_40 Register Description.....	226
Table 2-306 SYS_SYSCONSAIF__SYSCFG_44 Register Description.....	226
Table 2-307 SYS_SYSCONSAIF__SYSCFG_48 Register Description.....	227
Table 2-308 SYS_SYSCONSAIF__SYSCFG_52 Register Description.....	227
Table 2-309 SYS_SYSCONSAIF__SYSCFG_56 Register Description.....	228
Table 2-310 SYS_SYSCONSAIF__SYSCFG_60 Register Description.....	229
Table 2-311 SYS_SYSCONSAIF__SYSCFG_64 Register Description.....	229
Table 2-312 SYS_SYSCONSAIF__SYSCFG_68 Register Description.....	229
Table 2-313 SYS_SYSCONSAIF__SYSCFG_72 Register Description.....	230
Table 2-314 SYS_SYSCONSAIF__SYSCFG_76 Register Description.....	230
Table 2-315 SYS_SYSCONSAIF__SYSCFG_80 Register Description.....	230
Table 2-316 SYS_SYSCONSAIF__SYSCFG_84 Register Description.....	230
Table 2-317 SYS_SYSCONSAIF__SYSCFG_88 Register Description.....	230
Table 2-318 SYS_SYSCONSAIF__SYSCFG_92 Register Description.....	231
Table 2-319 SYS_SYSCONSAIF__SYSCFG_96 Register Description.....	231
Table 2-320 SYS_SYSCONSAIF__SYSCFG_100 Register Description.....	231

Contents

Table 2-321 SYS_SYSCONSAIF__SYSCFG_104 Register Description.....	232
Table 2-322 SYS_SYSCONSAIF__SYSCFG_108 Register Description.....	232
Table 2-323 SYS_SYSCONSAIF__SYSCFG_112 Register Description.....	232
Table 2-324 SYS_SYSCONSAIF__SYSCFG_116 Register Description.....	233
Table 2-325 SYS_SYSCONSAIF__SYSCFG_120 Register Description.....	233
Table 2-326 SYS_SYSCONSAIF__SYSCFG_124 Register Description.....	233
Table 2-327 SYS_SYSCONSAIF__SYSCFG_128 Register Description.....	233
Table 2-328 SYS_SYSCONSAIF__SYSCFG_132 Register Description.....	233
Table 2-329 SYS_SYSCONSAIF__SYSCFG_136 Register Description.....	235
Table 2-330 SYS_SYSCONSAIF__SYSCFG_140 Register Description.....	235
Table 2-331 SYS_SYSCONSAIF__SYSCFG_144 Register Description.....	236
Table 2-332 SYS_SYSCONSAIF__SYSCFG_148 Register Description.....	237
Table 2-333 SYS_SYSCONSAIF__SYSCFG_152 Register Description.....	237
Table 2-334 SYS_SYSCONSAIF__SYSCFG_156 Register Description.....	237
Table 2-335 SYS_SYSCONSAIF__SYSCFG_0 Register Description.....	238
Table 2-336 STG_SYSCONSAIF__SYSCFG_4 Register Description.....	239
Table 2-337 STG_SYSCONSAIF__SYSCFG_8 Register Description.....	240
Table 2-338 STG_SYSCONSAIF__SYSCFG_12 Register Description.....	241
Table 2-339 STG_SYSCONSAIF__SYSCFG_16 Register Description.....	242
Table 2-340 STG_SYSCONSAIF__SYSCFG_20 Register Description.....	242
Table 2-341 STG_SYSCONSAIF__SYSCFG_24 Register Description.....	242
Table 2-342 STG_SYSCONSAIF__SYSCFG_28 Register Description.....	243
Table 2-343 STG_SYSCONSAIF__SYSCFG_32 Register Description.....	243
Table 2-344 STG_SYSCONSAIF__SYSCFG_36 Register Description.....	243
Table 2-345 STG_SYSCONSAIF__SYSCFG_40 Register Description.....	244
Table 2-346 STG_SYSCONSAIF__SYSCFG_44 Register Description.....	244
Table 2-347 STG_SYSCONSAIF__SYSCFG_48 Register Description.....	244
Table 2-348 STG_SYSCONSAIF__SYSCFG_52 Register Description.....	245
Table 2-349 STG_SYSCONSAIF__SYSCFG_56 Register Description.....	245
Table 2-350 STG_SYSCONSAIF__SYSCFG_60 Register Description.....	245
Table 2-351 STG_SYSCONSAIF__SYSCFG_64 Register Description.....	246
Table 2-352 STG_SYSCONSAIF__SYSCFG_68 Register Description.....	246
Table 2-353 STG_SYSCONSAIF__SYSCFG_72 Register Description.....	247
Table 2-354 STG_SYSCONSAIF__SYSCFG_76 Register Description.....	247
Table 2-355 STG_SYSCONSAIF__SYSCFG_80 Register Description.....	247
Table 2-356 STG_SYSCONSAIF__SYSCFG_84 Register Description.....	247
Table 2-357 STG_SYSCONSAIF__SYSCFG_88 Register Description.....	247
Table 2-358 STG_SYSCONSAIF__SYSCFG_92 Register Description.....	248
Table 2-359 STG_SYSCONSAIF__SYSCFG_96 Register Description.....	248
Table 2-360 STG_SYSCONSAIF__SYSCFG_100 Register Description.....	248
Table 2-361 STG_SYSCONSAIF__SYSCFG_104 Register Description.....	248
Table 2-362 STG_SYSCONSAIF__SYSCFG_108 Register Description.....	248
Table 2-363 STG_SYSCONSAIF__SYSCFG_112 Register Description.....	249
Table 2-364 STG_SYSCONSAIF__SYSCFG_116 Register Description.....	249
Table 2-365 STG_SYSCONSAIF__SYSCFG_120 Register Description.....	249
Table 2-366 STG_SYSCONSAIF__SYSCFG_124 Register Description.....	249

Table 2-367 STG_SYSCONSAIF__SYSCFG_128 Register Description.....	250
Table 2-368 STG_SYSCONSAIF__SYSCFG_132 Register Description.....	250
Table 2-369 STG_SYSCONSAIF__SYSCFG_136 Register Description.....	250
Table 2-370 STG_SYSCONSAIF__SYSCFG_140 Register Description.....	250
Table 2-371 STG_SYSCONSAIF__SYSCFG_144 Register Description.....	250
Table 2-372 STG_SYSCONSAIF__SYSCFG_148 Register Description.....	251
Table 2-373 STG_SYSCONSAIF__SYSCFG_152 Register Description.....	251
Table 2-374 STG_SYSCONSAIF__SYSCFG_156 Register Description.....	251
Table 2-375 STG_SYSCONSAIF__SYSCFG_160 Register Description.....	251
Table 2-376 STG_SYSCONSAIF__SYSCFG_164 Register Description.....	251
Table 2-377 STG_SYSCONSAIF__SYSCFG_168 Register Description.....	252
Table 2-378 STG_SYSCONSAIF__SYSCFG_172 Register Description.....	252
Table 2-379 STG_SYSCONSAIF__SYSCFG_176 Register Description.....	252
Table 2-380 STG_SYSCONSAIF__SYSCFG_180 Register Description.....	252
Table 2-381 STG_SYSCONSAIF__SYSCFG_184 Register Description.....	253
Table 2-382 STG_SYSCONSAIF__SYSCFG_188 Register Description.....	253
Table 2-383 STG_SYSCONSAIF__SYSCFG_192 Register Description.....	253
Table 2-384 STG_SYSCONSAIF__SYSCFG_196 Register Description.....	253
Table 2-385 STG_SYSCONSAIF__SYSCFG_200 Register Description.....	254
Table 2-386 STG_SYSCONSAIF__SYSCFG_204 Register Description.....	254
Table 2-387 STG_SYSCONSAIF__SYSCFG_208 Register Description.....	254
Table 2-388 STG_SYSCONSAIF__SYSCFG_212 Register Description.....	254
Table 2-389 STG_SYSCONSAIF__SYSCFG_216 Register Description.....	254
Table 2-390 STG_SYSCONSAIF__SYSCFG_220 Register Description.....	255
Table 2-391 STG_SYSCONSAIF__SYSCFG_224 Register Description.....	255
Table 2-392 STG_SYSCONSAIF__SYSCFG_228 Register Description.....	255
Table 2-393 STG_SYSCONSAIF__SYSCFG_232 Register Description.....	255
Table 2-394 STG_SYSCONSAIF__SYSCFG_236 Register Description.....	255
Table 2-395 STG_SYSCONSAIF__SYSCFG_240 Register Description.....	256
Table 2-396 STG_SYSCONSAIF__SYSCFG_244 Register Description.....	256
Table 2-397 STG_SYSCONSAIF__SYSCFG_248 Register Description.....	256
Table 2-398 STG_SYSCONSAIF__SYSCFG_252 Register Description.....	256
Table 2-399 STG_SYSCONSAIF__SYSCFG_256 Register Description.....	256
Table 2-400 STG_SYSCONSAIF__SYSCFG_260 Register Description.....	257
Table 2-401 STG_SYSCONSAIF__SYSCFG_264 Register Description.....	257
Table 2-402 STG_SYSCONSAIF__SYSCFG_268 Register Description.....	257
Table 2-403 STG_SYSCONSAIF__SYSCFG_272 Register Description.....	257
Table 2-404 STG_SYSCONSAIF__SYSCFG_276 Register Description.....	257
Table 2-405 STG_SYSCONSAIF__SYSCFG_284 Register Description.....	258
Table 2-406 STG_SYSCONSAIF__SYSCFG_288 Register Description.....	258
Table 2-407 STG_SYSCONSAIF__SYSCFG_292 Register Description.....	258
Table 2-408 STG_SYSCONSAIF__SYSCFG_296 Register Description.....	258
Table 2-409 STG_SYSCONSAIF__SYSCFG_300 Register Description.....	258
Table 2-410 STG_SYSCONSAIF__SYSCFG_304 Register Description.....	259
Table 2-411 STG_SYSCONSAIF__SYSCFG_308 Register Description.....	259
Table 2-412 SYS_SYSCONSAIF__SYSCFG_0 Register Description.....	259

Contents

Table 2-413 STG_SYSCONSAIF__SYSCFG_316 Register Description.....	259
Table 2-414 STG_SYSCONSAIF__SYSCFG_320 Register Description.....	260
Table 2-415 STG_SYSCONSAIF__SYSCFG_324 Register Description.....	260
Table 2-416 STG_SYSCONSAIF__SYSCFG_328 Register Description.....	260
Table 2-417 STG_SYSCONSAIF__SYSCFG_332 Register Description.....	261
Table 2-418 SYS_SYSCONSAIF__SYSCFG_0 Register Description.....	261
Table 2-419 STG_SYSCONSAIF__SYSCFG_340 Register Description.....	261
Table 2-420 STG_SYSCONSAIF__SYSCFG_344 Register Description.....	261
Table 2-421 STG_SYSCONSAIF__SYSCFG_348 Register Description.....	261
Table 2-422 SYS_SYSCONSAIF__SYSCFG_0 Register Description.....	262
Table 2-423 STG_SYSCONSAIF__SYSCFG_356 Register Description.....	262
Table 2-424 STG_SYSCONSAIF__SYSCFG_360 Register Description.....	262
Table 2-425 STG_SYSCONSAIF__SYSCFG_364 Register Description.....	262
Table 2-426 STG_SYSCONSAIF__SYSCFG_368 Register Description.....	262
Table 2-427 STG_SYSCONSAIF__SYSCFG_372 Register Description.....	263
Table 2-428 STG_SYSCONSAIF__SYSCFG_376 Register Description.....	263
Table 2-429 STG_SYSCONSAIF__SYSCFG_380 Register Description.....	263
Table 2-430 STG_SYSCONSAIF__SYSCFG_384 Register Description.....	263
Table 2-431 STG_SYSCONSAIF__SYSCFG_388 Register Description.....	263
Table 2-432 STG_SYSCONSAIF__SYSCFG_392 Register Description.....	264
Table 2-433 STG_SYSCONSAIF__SYSCFG_396 Register Description.....	264
Table 2-434 STG_SYSCONSAIF__SYSCFG_400 Register Description.....	264
Table 2-435 STG_SYSCONSAIF__SYSCFG_404 Register Description.....	264
Table 2-436 STG_SYSCONSAIF__SYSCFG_408 Register Description.....	264
Table 2-437 STG_SYSCONSAIF__SYSCFG_412 Register Description.....	265
Table 2-438 STG_SYSCONSAIF__SYSCFG_416 Register Description.....	265
Table 2-439 STG_SYSCONSAIF__SYSCFG_420 Register Description.....	265
Table 2-440 STG_SYSCONSAIF__SYSCFG_424 Register Description.....	265
Table 2-441 STG_SYSCONSAIF__SYSCFG_428 Register Description.....	265
Table 2-442 STG_SYSCONSAIF__SYSCFG_432 Register Description.....	266
Table 2-443 STG_SYSCONSAIF__SYSCFG_436 Register Description.....	266
Table 2-444 STG_SYSCONSAIF__SYSCFG_440 Register Description.....	266
Table 2-445 STG_SYSCONSAIF__SYSCFG_444 Register Description.....	266
Table 2-446 STG_SYSCONSAIF__SYSCFG_448 Register Description.....	266
Table 2-447 STG_SYSCONSAIF__SYSCFG_452 Register Description.....	267
Table 2-448 STG_SYSCONSAIF__SYSCFG_456 Register Description.....	267
Table 2-449 STG_SYSCONSAIF__SYSCFG_460 Register Description.....	267
Table 2-450 STG_SYSCONSAIF__SYSCFG_464 Register Description.....	267
Table 2-451 STG_SYSCONSAIF__SYSCFG_468 Register Description.....	267
Table 2-452 STG_SYSCONSAIF__SYSCFG_472 Register Description.....	268
Table 2-453 STG_SYSCONSAIF__SYSCFG_476 Register Description.....	268
Table 2-454 STG_SYSCONSAIF__SYSCFG_480 Register Description.....	268
Table 2-455 STG_SYSCONSAIF__SYSCFG_484 Register Description.....	268
Table 2-456 STG_SYSCONSAIF__SYSCFG_488 Register Description.....	268
Table 2-457 STG_SYSCONSAIF__SYSCFG_492 Register Description.....	269
Table 2-458 STG_SYSCONSAIF__SYSCFG_496 Register Description.....	269

Table 2-459 STG_SYSCONSAIF__SYSCFG_500 Register Description.....	269
Table 2-460 STG_SYSCONSAIF__SYSCFG_504 Register Description.....	270
Table 2-461 STG_SYSCONSAIF__SYSCFG_508 Register Description.....	270
Table 2-462 STG_SYSCONSAIF__SYSCFG_512 Register Description.....	270
Table 2-463 STG_SYSCONSAIF__SYSCFG_516 Register Description.....	271
Table 2-464 STG_SYSCONSAIF__SYSCFG_520 Register Description.....	271
Table 2-465 STG_SYSCONSAIF__SYSCFG_524 Register Description.....	271
Table 2-466 STG_SYSCONSAIF__SYSCFG_528 Register Description.....	271
Table 2-467 STG_SYSCONSAIF__SYSCFG_532 Register Description.....	271
Table 2-468 STG_SYSCONSAIF__SYSCFG_536 Register Description.....	272
Table 2-469 STG_SYSCONSAIF__SYSCFG_540 Register Description.....	272
Table 2-470 STG_SYSCONSAIF__SYSCFG_544 Register Description.....	272
Table 2-471 STG_SYSCONSAIF__SYSCFG_548 Register Description.....	272
Table 2-472 STG_SYSCONSAIF__SYSCFG_552 Register Description.....	273
Table 2-473 STG_SYSCONSAIF__SYSCFG_556 Register Description.....	273
Table 2-474 STG_SYSCONSAIF__SYSCFG_560 Register Description.....	273
Table 2-475 STG_SYSCONSAIF__SYSCFG_564 Register Description.....	273
Table 2-476 STG_SYSCONSAIF__SYSCFG_568 Register Description.....	273
Table 2-477 STG_SYSCONSAIF__SYSCFG_572 Register Description.....	274
Table 2-478 STG_SYSCONSAIF__SYSCFG_576 Register Description.....	274
Table 2-479 STG_SYSCONSAIF__SYSCFG_580 Register Description.....	274
Table 2-480 STG_SYSCONSAIF__SYSCFG_584 Register Description.....	274
Table 2-481 STG_SYSCONSAIF__SYSCFG_588 Register Description.....	274
Table 2-482 STG_SYSCONSAIF__SYSCFG_592 Register Description.....	275
Table 2-483 STG_SYSCONSAIF__SYSCFG_596 Register Description.....	275
Table 2-484 STG_SYSCONSAIF__SYSCFG_600 Register Description.....	275
Table 2-485 STG_SYSCONSAIF__SYSCFG_604 Register Description.....	275
Table 2-486 STG_SYSCONSAIF__SYSCFG_608 Register Description.....	275
Table 2-487 STG_SYSCONSAIF__SYSCFG_612 Register Description.....	276
Table 2-488 STG_SYSCONSAIF__SYSCFG_616 Register Description.....	276
Table 2-489 STG_SYSCONSAIF__SYSCFG_620 Register Description.....	276
Table 2-490 STG_SYSCONSAIF__SYSCFG_624 Register Description.....	276
Table 2-491 STG_SYSCONSAIF__SYSCFG_628 Register Description.....	277
Table 2-492 STG_SYSCONSAIF__SYSCFG_632 Register Description.....	277
Table 2-493 STG_SYSCONSAIF__SYSCFG_636 Register Description.....	277
Table 2-494 STG_SYSCONSAIF__SYSCFG_640 Register Description.....	278
Table 2-495 STG_SYSCONSAIF__SYSCFG_644 Register Description.....	278
Table 2-496 STG_SYSCONSAIF__SYSCFG_648 Register Description.....	278
Table 2-497 STG_SYSCONSAIF__SYSCFG_652 Register Description.....	278
Table 2-498 STG_SYSCONSAIF__SYSCFG_656 Register Description.....	278
Table 2-499 STG_SYSCONSAIF__SYSCFG_660 Register Description.....	279
Table 2-500 STG_SYSCONSAIF__SYSCFG_664 Register Description.....	279
Table 2-501 STG_SYSCONSAIF__SYSCFG_668 Register Description.....	279
Table 2-502 STG_SYSCONSAIF__SYSCFG_672 Register Description.....	279
Table 2-503 STG_SYSCONSAIF__SYSCFG_676 Register Description.....	279
Table 2-504 STG_SYSCONSAIF__SYSCFG_680 Register Description.....	280

Contents

Table 2-505 STG_SYSCONSAIF__SYSCFG_684 Register Description.....	280
Table 2-506 STG_SYSCONSAIF__SYSCFG_688 Register Description.....	280
Table 2-507 STG_SYSCONSAIF__SYSCFG_692 Register Description.....	280
Table 2-508 STG_SYSCONSAIF__SYSCFG_696 Register Description.....	280
Table 2-509 STG_SYSCONSAIF__SYSCFG_700 Register Description.....	281
Table 2-510 STG_SYSCONSAIF__SYSCFG_704 Register Description.....	281
Table 2-511 STG_SYSCONSAIF__SYSCFG_708 Register Description.....	281
Table 2-512 STG_SYSCONSAIF__SYSCFG_712 Register Description.....	281
Table 2-513 STG_SYSCONSAIF__SYSCFG_716 Register Description.....	281
Table 2-514 STG_SYSCONSAIF__SYSCFG_720 Register Description.....	282
Table 2-515 STG_SYSCONSAIF__SYSCFG_724 Register Description.....	282
Table 2-516 STG_SYSCONSAIF__SYSCFG_728 Register Description.....	282
Table 2-517 STG_SYSCONSAIF__SYSCFG_732 Register Description.....	282
Table 2-518 STG_SYSCONSAIF__SYSCFG_736 Register Description.....	282
Table 2-519 STG_SYSCONSAIF__SYSCFG_740 Register Description.....	283
Table 2-520 STG_SYSCONSAIF__SYSCFG_744 Register Description.....	283
Table 2-521 STG_SYSCONSAIF__SYSCFG_748 Register Description.....	283
Table 2-522 STG_SYSCONSAIF__SYSCFG_752 Register Description.....	284
Table 2-523 STG_SYSCONSAIF__SYSCFG_756 Register Description.....	284
Table 2-524 STG_SYSCONSAIF__SYSCFG_760 Register Description.....	284
Table 2-525 STG_SYSCONSAIF__SYSCFG_764 Register Description.....	284
Table 2-526 STG_SYSCONSAIF__SYSCFG_768 Register Description.....	285
Table 2-527 STG_SYSCONSAIF__SYSCFG_772 Register Description.....	285
Table 2-528 STG_SYSCONSAIF__SYSCFG_776 Register Description.....	285
Table 2-529 STG_SYSCONSAIF__SYSCFG_780 Register Description.....	285
Table 2-530 STG_SYSCONSAIF__SYSCFG_784 Register Description.....	285
Table 2-531 STG_SYSCONSAIF__SYSCFG_788 Register Description.....	286
Table 2-532 STG_SYSCONSAIF__SYSCFG_792 Register Description.....	286
Table 2-533 STG_SYSCONSAIF__SYSCFG_796 Register Description.....	286
Table 2-534 STG_SYSCONSAIF__SYSCFG_800 Register Description.....	286
Table 2-535 STG_SYSCONSAIF__SYSCFG_804 Register Description.....	286
Table 2-536 STG_SYSCONSAIF__SYSCFG_808 Register Description.....	287
Table 2-537 STG_SYSCONSAIF__SYSCFG_812 Register Description.....	287
Table 2-538 STG_SYSCONSAIF__SYSCFG_816 Register Description.....	287
Table 2-539 STG_SYSCONSAIF__SYSCFG_820 Register Description.....	287
Table 2-540 STG_SYSCONSAIF__SYSCFG_824 Register Description.....	287
Table 2-541 STG_SYSCONSAIF__SYSCFG_828 Register Description.....	288
Table 2-542 STG_SYSCONSAIF__SYSCFG_832 Register Description.....	288
Table 2-543 STG_SYSCONSAIF__SYSCFG_836 Register Description.....	288
Table 2-544 STG_SYSCONSAIF__SYSCFG_840 Register Description.....	288
Table 2-545 STG_SYSCONSAIF__SYSCFG_844 Register Description.....	288
Table 2-546 STG_SYSCONSAIF__SYSCFG_848 Register Description.....	289
Table 2-547 STG_SYSCONSAIF__SYSCFG_852 Register Description.....	289
Table 2-548 STG_SYSCONSAIF__SYSCFG_856 Register Description.....	289
Table 2-549 STG_SYSCONSAIF__SYSCFG_860 Register Description.....	289
Table 2-550 STG_SYSCONSAIF__SYSCFG_864 Register Description.....	289

Table 2-551 STG_SYSCONSAIF__SYSCFG_868 Register Description.....	290
Table 2-552 STG_SYSCONSAIF__SYSCFG_872 Register Description.....	290
Table 2-553 STG_SYSCONSAIF__SYSCFG_876 Register Description.....	290
Table 2-554 STG_SYSCONSAIF__SYSCFG_880 Register Description.....	290
Table 2-555 STG_SYSCONSAIF__SYSCFG_884 Register Description.....	290
Table 2-556 STG_SYSCONSAIF__SYSCFG_888 Register Description.....	291
Table 2-557 STG_SYSCONSAIF__SYSCFG_892 Register Description.....	291
Table 2-558 STG_SYSCONSAIF__SYSCFG_896 Register Description.....	291
Table 2-559 STG_SYSCONSAIF__SYSCFG_900 Register Description.....	291
Table 2-560 STG_SYSCONSAIF__SYSCFG_904 Register Description.....	291
Table 2-561 STG_SYSCONSAIF__SYSCFG_908 Register Description.....	292
Table 2-562 STG_SYSCONSAIF__SYSCFG_912 Register Description.....	292
Table 2-563 STG_SYSCONSAIF__SYSCFG_916 Register Description.....	292
Table 2-564 STG_SYSCONSAIF__SYSCFG_920 Register Description.....	292
Table 2-565 STG_SYSCONSAIF__SYSCFG_924 Register Description.....	292
Table 2-566 STG_SYSCONSAIF__SYSCFG_928 Register Description.....	293
Table 2-567 STG_SYSCONSAIF__SYSCFG_932 Register Description.....	293
Table 2-568 AON_SYSCONSAIF__SYSCFG_0 Register Description.....	293
Table 2-569 AON_SYSCONSAIF__SYSCFG_4 Register Description.....	294
Table 2-570 AON_SYSCONSAIF__SYSCFG_8 Register Description.....	294
Table 2-571 AON_SYSCONSAIF__SYSCFG_12 Register Description.....	294
Table 2-572 AON_SYSCONSAIF__SYSCFG_16 Register Description.....	295
Table 2-573 AON_SYSCONSAIF__SYSCFG_20 Register Description.....	295
Table 2-574 AON_SYSCONSAIF__SYSCFG_24 Register Description.....	296
Table 2-575 AON_SYSCONSAIF__SYSCFG_28 Register Description.....	296
Table 2-576 AON_SYSCONSAIF__SYSCFG_32 Register Description.....	296
Table 2-577 AON_SYSCONSAIF__SYSCFG_36 Register Description.....	296
Table 2-578 AON_SYSCONSAIF__SYSCFG_40 Register Description.....	296
Table 2-579 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_0 Register Description.....	297
Table 2-580 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_1 Register Description.....	298
Table 2-581 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_2 Register Description.....	299
Table 2-582 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_3 Register Description.....	300
Table 2-583 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_4 Register Description.....	301
Table 2-584 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_5 Register Description.....	302
Table 2-585 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_6 Register Description.....	303
Table 2-586 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_7 Register Description.....	304
Table 2-587 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_8 Register Description.....	304
Table 2-588 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_9 Register Description.....	305
Table 2-589 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_10 Register Description.....	306
Table 2-590 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_11 Register Description.....	307
Table 2-591 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_12 Register Description.....	308
Table 2-592 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_13 Register Description.....	309
Table 2-593 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_14 Register Description.....	310
Table 2-594 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_15 Register Description.....	311
Table 2-595 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_16 Register Description.....	312
Table 2-596 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_17 Register Description.....	313

Contents

Table 2-597 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_18 Register Description.....	314
Table 2-598 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_19 Register Description.....	315
Table 2-599 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_20 Register Description.....	316
Table 2-600 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_21 Register Description.....	317
Table 2-601 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_22 Register Description.....	317
Table 2-602 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_23 Register Description.....	318
Table 2-603 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_24 Register Description.....	319
Table 2-604 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_25 Register Description.....	320
Table 2-605 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_26 Register Description.....	321
Table 2-606 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_27 Register Description.....	322
Table 2-607 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_28 Register Description.....	323
Table 2-608 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_29 Register Description.....	324
Table 2-609 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_30 Register Description.....	325
Table 2-610 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_31 Register Description.....	326
Table 2-611 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_32 Register Description.....	327
Table 2-612 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_33 Register Description.....	328
Table 2-613 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_34 Register Description.....	328
Table 2-614 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_35 Register Description.....	329
Table 2-615 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_36 Register Description.....	330
Table 2-616 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_37 Register Description.....	330
Table 2-617 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_38 Register Description.....	331
Table 2-618 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_39 Register Description.....	332
Table 2-619 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_40 Register Description.....	333
Table 2-620 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_41 Register Description.....	333
Table 2-621 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_42 Register Description.....	334
Table 2-622 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_43 Register Description.....	335
Table 2-623 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_44 Register Description.....	335
Table 2-624 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_45 Register Description.....	336
Table 2-625 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_46 Register Description.....	337
Table 2-626 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_47 Register Description.....	338
Table 2-627 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_48 Register Description.....	338
Table 2-628 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_49 Register Description.....	339
Table 2-629 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_50 Register Description.....	340
Table 2-630 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_51 Register Description.....	340
Table 2-631 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_52 Register Description.....	341
Table 2-632 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_53 Register Description.....	342
Table 2-633 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_54 Register Description.....	343
Table 2-634 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_55 Register Description.....	343
Table 2-635 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_56 Register Description.....	343
Table 2-636 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_57 Register Description.....	344
Table 2-637 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_58 Register Description.....	344
Table 2-638 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_59 Register Description.....	344
Table 2-639 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_60 Register Description.....	345
Table 2-640 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_61 Register Description.....	345
Table 2-641 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_62 Register Description.....	345
Table 2-642 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_63 Register Description.....	345

Table 2-643 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_64 Register Description.....	346
Table 2-644 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_65 Register Description.....	346
Table 2-645 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_66 Register Description.....	346
Table 2-646 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_67 Register Description.....	346
Table 2-647 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_68 Register Description.....	347
Table 2-648 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_69 Register Description.....	347
Table 2-649 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_70 Register Description.....	347
Table 2-650 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_71 Register Description.....	347
Table 2-651 SYS_IOMUX_CFG_SAIF__SYSCFG_288 Register Description.....	347
Table 2-652 SYS_IOMUX_CFG_SAIF__SYSCFG_292 Register Description.....	349
Table 2-653 SYS_IOMUX_CFG_SAIF__SYSCFG_296 Register Description.....	350
Table 2-654 SYS_IOMUX_CFG_SAIF__SYSCFG_300 Register Description.....	351
Table 2-655 SYS_IOMUX_CFG_SAIF__SYSCFG_304 Register Description.....	352
Table 2-656 SYS_IOMUX_CFG_SAIF__SYSCFG_308 Register Description.....	353
Table 2-657 SYS_IOMUX_CFG_SAIF__SYSCFG_312 Register Description.....	354
Table 2-658 SYS_IOMUX_CFG_SAIF__SYSCFG_316 Register Description.....	355
Table 2-659 SYS_IOMUX_CFG_SAIF__SYSCFG_320 Register Description.....	356
Table 2-660 SYS_IOMUX_CFG_SAIF__SYSCFG_324 Register Description.....	357
Table 2-661 SYS_IOMUX_CFG_SAIF__SYSCFG_328 Register Description.....	358
Table 2-662 SYS_IOMUX_CFG_SAIF__SYSCFG_332 Register Description.....	359
Table 2-663 SYS_IOMUX_CFG_SAIF__SYSCFG_336 Register Description.....	360
Table 2-664 SYS_IOMUX_CFG_SAIF__SYSCFG_340 Register Description.....	361
Table 2-665 SYS_IOMUX_CFG_SAIF__SYSCFG_344 Register Description.....	362
Table 2-666 SYS_IOMUX_CFG_SAIF__SYSCFG_348 Register Description.....	363
Table 2-667 SYS_IOMUX_CFG_SAIF__SYSCFG_352 Register Description.....	364
Table 2-668 SYS_IOMUX_CFG_SAIF__SYSCFG_356 Register Description.....	365
Table 2-669 SYS_IOMUX_CFG_SAIF__SYSCFG_360 Register Description.....	366
Table 2-670 SYS_IOMUX_CFG_SAIF__SYSCFG_364 Register Description.....	367
Table 2-671 SYS_IOMUX_CFG_SAIF__SYSCFG_368 Register Description.....	368
Table 2-672 SYS_IOMUX_CFG_SAIF__SYSCFG_372 Register Description.....	369
Table 2-673 SYS_IOMUX_CFG_SAIF__SYSCFG_376 Register Description.....	370
Table 2-674 SYS_IOMUX_CFG_SAIF__SYSCFG_380 Register Description.....	371
Table 2-675 SYS_IOMUX_CFG_SAIF__SYSCFG_384 Register Description.....	372
Table 2-676 SYS_IOMUX_CFG_SAIF__SYSCFG_388 Register Description.....	373
Table 2-677 SYS_IOMUX_CFG_SAIF__SYSCFG_392 Register Description.....	374
Table 2-678 SYS_IOMUX_CFG_SAIF__SYSCFG_396 Register Description.....	375
Table 2-679 SYS_IOMUX_CFG_SAIF__SYSCFG_400 Register Description.....	376
Table 2-680 SYS_IOMUX_CFG_SAIF__SYSCFG_404 Register Description.....	377
Table 2-681 SYS_IOMUX_CFG_SAIF__SYSCFG_408 Register Description.....	378
Table 2-682 SYS_IOMUX_CFG_SAIF__SYSCFG_412 Register Description.....	379
Table 2-683 SYS_IOMUX_CFG_SAIF__SYSCFG_416 Register Description.....	380
Table 2-684 SYS_IOMUX_CFG_SAIF__SYSCFG_420 Register Description.....	381
Table 2-685 SYS_IOMUX_CFG_SAIF__SYSCFG_424 Register Description.....	382
Table 2-686 SYS_IOMUX_CFG_SAIF__SYSCFG_428 Register Description.....	383
Table 2-687 SYS_IOMUX_CFG_SAIF__SYSCFG_432 Register Description.....	384
Table 2-688 SYS_IOMUX_CFG_SAIF__SYSCFG_436 Register Description.....	385

Contents

Table 2-689 SYS_IOMUX_CFG_SAIF_SYSCFG_440 Register Description.....	386
Table 2-690 SYS_IOMUX_CFG_SAIF_SYSCFG_444 Register Description.....	387
Table 2-691 SYS_IOMUX_CFG_SAIF_SYSCFG_448 Register Description.....	388
Table 2-692 SYS_IOMUX_CFG_SAIF_SYSCFG_452 Register Description.....	389
Table 2-693 SYS_IOMUX_CFG_SAIF_SYSCFG_456 Register Description.....	390
Table 2-694 SYS_IOMUX_CFG_SAIF_SYSCFG_460 Register Description.....	391
Table 2-695 SYS_IOMUX_CFG_SAIF_SYSCFG_464 Register Description.....	392
Table 2-696 SYS_IOMUX_CFG_SAIF_SYSCFG_468 Register Description.....	393
Table 2-697 SYS_IOMUX_CFG_SAIF_SYSCFG_472 Register Description.....	394
Table 2-698 SYS_IOMUX_CFG_SAIF_SYSCFG_476 Register Description.....	395
Table 2-699 SYS_IOMUX_CFG_SAIF_SYSCFG_480 Register Description.....	396
Table 2-700 SYS_IOMUX_CFG_SAIF_SYSCFG_484 Register Description.....	397
Table 2-701 SYS_IOMUX_CFG_SAIF_SYSCFG_488 Register Description.....	398
Table 2-702 SYS_IOMUX_CFG_SAIF_SYSCFG_492 Register Description.....	399
Table 2-703 SYS_IOMUX_CFG_SAIF_SYSCFG_496 Register Description.....	400
Table 2-704 SYS_IOMUX_CFG_SAIF_SYSCFG_500 Register Description.....	401
Table 2-705 SYS_IOMUX_CFG_SAIF_SYSCFG_504 Register Description.....	402
Table 2-706 SYS_IOMUX_CFG_SAIF_SYSCFG_508 Register Description.....	403
Table 2-707 SYS_IOMUX_CFG_SAIF_SYSCFG_512 Register Description.....	404
Table 2-708 SYS_IOMUX_CFG_SAIF_SYSCFG_516 Register Description.....	405
Table 2-709 SYS_IOMUX_CFG_SAIF_SYSCFG_520 Register Description.....	406
Table 2-710 SYS_IOMUX_CFG_SAIF_SYSCFG_524 Register Description.....	407
Table 2-711 SYS_IOMUX_CFG_SAIF_SYSCFG_528 Register Description.....	408
Table 2-712 SYS_IOMUX_CFG_SAIF_SYSCFG_532 Register Description.....	409
Table 2-713 SYS_IOMUX_CFG_SAIF_SYSCFG_536 Register Description.....	410
Table 2-714 SYS_IOMUX_CFG_SAIF_SYSCFG_540 Register Description.....	411
Table 2-715 SYS_IOMUX_CFG_SAIF_SYSCFG_544 Register Description.....	412
Table 2-716 SYS_IOMUX_CFG_SAIF_SYSCFG_548 Register Description.....	413
Table 2-717 SYS_IOMUX_CFG_SAIF_SYSCFG_552 Register Description.....	414
Table 2-718 SYS_IOMUX_CFG_SAIF_SYSCFG_556 Register Description.....	415
Table 2-719 SYS_IOMUX_CFG_SAIF_SYSCFG_560 Register Description.....	416
Table 2-720 SYS_IOMUX_CFG_SAIF_SYSCFG_564 Register Description.....	417
Table 2-721 SYS_IOMUX_CFG_SAIF_SYSCFG_568 Register Description.....	418
Table 2-722 SYS_IOMUX_CFG_SAIF_SYSCFG_572 Register Description.....	419
Table 2-723 SYS_IOMUX_CFG_SAIF_SYSCFG_576 Register Description.....	420
Table 2-724 SYS_IOMUX_CFG_SAIF_SYSCFG_580 Register Description.....	421
Table 2-725 SYS_IOMUX_CFG_SAIF_SYSCFG_584 Register Description.....	422
Table 2-726 SYS_IOMUX_CFG_SAIF_SYSCFG_588 Register Description.....	423
Table 2-727 SYS_IOMUX_CFG_SAIF_SYSCFG_592 Register Description.....	423
Table 2-728 SYS_IOMUX_CFG_SAIF_SYSCFG_596 Register Description.....	423
Table 2-729 SYS_IOMUX_CFG_SAIF_SYSCFG_600 Register Description.....	423
Table 2-730 SYS_IOMUX_CFG_SAIF_SYSCFG_604 Register Description.....	424
Table 2-731 SYS_IOMUX_CFG_SAIF_SYSCFG_608 Register Description.....	424
Table 2-732 SYS_IOMUX_CFG_SAIF_SYSCFG_612 Register Description.....	424
Table 2-733 SYS_IOMUX_CFG_SAIF_SYSCFG_616 Register Description.....	424
Table 2-734 SYS_IOMUX_CFG_SAIF_SYSCFG_620 Register Description.....	425

Table 2-735 SYS_IOMUX_CFG_SAIF_SYSCFG_624 Register Description.....	425
Table 2-736 SYS_IOMUX_CFG_SAIF_SYSCFG_628 Register Description.....	425
Table 2-737 SYS_IOMUX_CFG_SAIF_SYSCFG_632 Register Description.....	425
Table 2-738 SYS_IOMUX_CFG_SAIF_SYSCFG_636 Register Description.....	426
Table 2-739 SYS_IOMUX_CFG_SAIF_SYSCFG_640 Register Description.....	426
Table 2-740 SYS_IOMUX_CFG_SAIF_SYSCFG_644 Register Description.....	426
Table 2-741 SYS_IOMUX_CFG_SAIF_SYSCFG_648 Register Description.....	427
Table 2-742 SYS_IOMUX_CFG_SAIF_SYSCFG_652 Register Description.....	428
Table 2-743 SYS_IOMUX_CFG_SAIF_SYSCFG_656 Register Description.....	430
Table 2-744 SYS_IOMUX_CFG_SAIF_SYSCFG_660 Register Description.....	431
Table 2-745 SYS_IOMUX_CFG_SAIF_SYSCFG_664 Register Description.....	432
Table 2-746 SYS_IOMUX_CFGSAIF_SYSCFG_668 Register Description.....	433
Table 2-747 SYS_IOMUX_CFGSAIF_SYSCFG_672 Register Description.....	435
Table 2-748 SYS_IOMUX_CFGSAIF_SYSCFG_676 Register Description.....	438
Table 2-749 SYS_IOMUX_CFGSAIF_SYSCFG_680 Register Description.....	441
Table 2-750 SYS_IOMUX_CFGSAIF_SYSCFG_684 Register Description.....	444
Table 2-751 SYS_IOMUX_CFGSAIF_SYSCFG_688 Register Description.....	447
Table 2-752 SYS_IOMUX_CFGSAIF_SYSCFG_692 Register Description.....	449
Table 2-753 AON_SYSCONSAIF_SYSCFG_0 Register Description.....	450
Table 2-754 AON_IOMUX_CFGSAIF_SYSCFG_FMUX_1 Register Description.....	450
Table 2-755 AON_IOMUX_CFGSAIF_SYSCFG_FMUX_2 Register Description.....	451
Table 2-756 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_3 Register Description.....	452
Table 2-757 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_4 Register Description.....	452
Table 2-758 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_5 Register Description.....	453
Table 2-759 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_6 Register Description.....	453
Table 2-760 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_7 Register Description.....	453
Table 2-761 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_8 Register Description.....	454
Table 2-762 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_9 Register Description.....	454
Table 2-763 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_10 Register Description.....	454
Table 2-764 AON_IOMUX_CFGSAIF_SYSCFG_IOIRQ_11 Register Description.....	454
Table 2-765 AON_IOMUX_CFG_SAIF_SYSCFG_48 Register Description.....	455
Table 2-766 AON_IOMUX_CFG_SAIF_SYSCFG_52 Register Description.....	455
Table 2-767 AON_IOMUX_CFG_SAIF_SYSCFG_56 Register Description.....	456
Table 2-768 AON_IOMUX_CFG_SAIF_SYSCFG_60 Register Description.....	457
Table 2-769 AON_IOMUX_CFG_SAIF_SYSCFG_64 Register Description.....	458
Table 2-770 AON_IOMUX_CFG_SAIF_SYSCFG_68 Register Description.....	459
Table 2-771 AON_IOMUX_CFG_SAIF_SYSCFG_76 Register Description.....	460
Table 2-772 AON_IOMUX_CFG_SAIF_SYSCFG_84 Register Description.....	460
Table 2-773 AON_IOMUX_CFG_SAIF_SYSCFG_88 Register Description.....	461
Table 2-774 AON_IOMUX_CFG_SAIF_SYSCFG_92 Register Description.....	461
Table 2-775 AON_IOMUX_CFG_SAIF_SYSCFG_96 Register Description.....	461
Table 2-776 AON_IOMUX_CFG_SAIF_SYSCFG_100 Register Description.....	461
Table 2-777 AON_IOMUX_CFG_SAIF_SYSCFG_104 Register Description.....	462
Table 2-778 AON_IOMUX_CFG_SAIF_SYSCFG_108 Register Description.....	462
Table 2-779 AON_IOMUX_CFG_SAIF_SYSCFG_112 Register Description.....	462
Table 2-780 AON_IOMUX_CFG_SAIF_SYSCFG_116 Register Description.....	462

Contents

Table 2-781 AON_IOMUX_CFG_SAIF_SYSCFG_120 Register Description.....	463
Table 2-782 AON_IOMUX_CFG_SAIF_SYSCFG_124 Register Description.....	463
Table 2-783 AON_IOMUX_CFG_SAIF_SYSCFG_128 Register Description.....	463
Table 2-784 AON_IOMUX_CFG_SAIF_SYSCFG_132 Register Description.....	463
Table 2-785 AON_IOMUX_CFG_SAIF_SYSCFG_136 Register Description.....	464
Table 2-786 AON_IOMUX_CFG_SAIF_SYSCFG_140 Register Description.....	464
Table 2-787 AON_IOMUX_CFGSAIF_SYSCFG_144 Register Description.....	464
Table 3-1 MIPI RX Analog and Digital Power Supplies.....	468
Table 3-2 MIPI RX Analog Pad and Power/Ground.....	468
Table 3-3 MIPI TX Analog Pad and Power/Ground.....	470
Table 3-4 PCIE Power-on Time Information.....	471
Table 3-5 PCIE IO PAD.....	472
Table 3-6 PCIE Reference Clock Input/Output.....	472
Table 3-7 Temperature Sensor Power Pin Information.....	473
Table 3-8 USB ASIC Transceiver Analog IO PAD Signals.....	474
Table 3-9 USB Power Up Parameter.....	475
Table 3-10 Power Up Sequence Intervals.....	477
Table 3-11 Power Group Description.....	479
Table 3-12 Hardware Event Turn-On Mask Register Description.....	481
Table 3-13 Software Turn-On Power Mode Register Description.....	482
Table 3-14 Software Turn-Off Power Mode Register Description.....	482
Table 3-15 Threshold Sequence Timeout Register Description.....	482
Table 3-16 Powerdomain Cascade 0 Register Description.....	483
Table 3-17 Powerdomain Cascade 1 Register Description.....	484
Table 3-18 Powerdomain Cascade 2 Register Description.....	485
Table 3-19 Software Encourage Register Description.....	486
Table 3-20 TIMER Interrupt Mask Register Description.....	486
Table 3-21 P-channel Bypass Register Description.....	487
Table 3-22 P-channel Bypass Register Description.....	487
Table 3-23 P-channel Timeout Threshold Register Description.....	487
Table 3-24 LP Cell Control Timeout Threshold Register Description.....	487
Table 3-25 Hardware Turn-On Power Mode Register Description.....	488
Table 3-26 Current Power Mode Register Description.....	488
Table 3-27 Current Sequence State Register Description.....	489
Table 3-28 PMU Event Status Register Description.....	489
Table 3-29 PMU Event Status Register Description.....	489
Table 3-30 Hardware Event Record Register Description.....	490
Table 3-31 Hardware Event Type Record Register Description.....	490
Table 3-32 P-channel PACTIVE Register Description.....	490
Table 4-1 ISP Clock Specification.....	492
Table 4-2 ISP Reset Specification.....	493
Table 4-3 clk_dom4_apb_func Register Description.....	494
Table 4-4 clk_mipi_rx0_pxl Register Description.....	495
Table 4-5 clk_dvp_inv Register Description.....	495
Table 4-6 clk_u0_m31dphy_cfgclk_in Register Description.....	496
Table 4-7 clk_u0_m31dphy_refclk_in Register Description.....	496

Table 4-8 clk_u0_m31dphy_refclk_in Register Description.....	496
Table 4-9 clk_u0_vin_pclk Register Description.....	497
Table 4-10 clk_u0_vin_sys_clk Register Description.....	497
Table 4-11 clk_u0_vin_pixel_clk_if0 Register Description.....	498
Table 4-12 clk_u0_vin_pixel_clk_if1 Register Description.....	498
Table 4-13 clk_u0_vin_pixel_clk_if2 Register Description.....	498
Table 4-14 clk_u0_vin_pixel_clk_if3 Register Description.....	499
Table 4-15 clk_u0_vin_clk_p_axiwr Register Description.....	499
Table 4-16 clk_u0_ispv2_top_wrapper_clk_c Register Description.....	499
Table 4-17 Software_RESET_assert0_addr_assert_sel Register Description.....	500
Table 4-18 ISPCRG_RESET_STATUS Register Description.....	501
Table 4-19 SYSCONSAIF__SYSCFG_0 Register Description.....	502
Table 4-20 SYSCONSAIF__SYSCFG_4 Register Description.....	502
Table 4-21 SYSCONSAIF__SYSCFG_8 Register Description.....	502
Table 4-22 SYSCONSAIF__SYSCFG_12 Register Description.....	503
Table 4-23 SYSCONSAIF__SYSCFG_16 Register Description.....	503
Table 4-24 SYSCONSAIF__SYSCFG_20 Register Description.....	503
Table 4-25 SYSCONSAIF__SYSCFG_24 Register Description.....	503
Table 4-26 SYSCONSAIF__SYSCFG_28 Register Description.....	504
Table 4-27 SYSCONSAIF__SYSCFG_32 Register Description.....	504
Table 4-28 SYSCONSAIF__SYSCFG_36 Register Description.....	504
Table 4-29 SYSCONSAIF__SYSCFG_40 Register Description.....	505
Table 5-1 Display Subsystem Data Mapping.....	506
Table 5-2 Display Subsystem Memory Map.....	507
Table 5-3 Display Subsystem Clock and Reset Specification.....	509
Table 5-4 Display Subsystem Interrupts.....	512
Table 5-5 clk_apb Register Description.....	514
Table 5-6 clk_dc8200_pix0 Register Description.....	515
Table 5-7 clk_dsi_sys Register Description.....	515
Table 5-8 clk_tx_esc Register Description.....	515
Table 5-9 clk_u0_dc8200_clk_axi Register Description.....	516
Table 5-10 clk_u0_dc8200_clk_core Register Description.....	516
Table 5-11 clk_u0_dc8200_clk_ahb Register Description.....	517
Table 5-12 clk_u0_dc8200_clk_pix0 Register Description.....	517
Table 5-13 clk_u0_dc8200_clk_pix1 Register Description.....	517
Table 5-14 clk_dom_vout_top_lcd_clk Register Description.....	518
Table 5-15 clk_u0_cdns_dsiTx_clk_apb Register Description.....	518
Table 5-16 clk_u0_cdns_dsiTx_clk_sys Register Description.....	519
Table 5-17 clk_u0_cdns_dsiTx_clk_dpi Register Description.....	519
Table 5-18 clk_u0_cdns_dsiTx_clk_txesc Register Description.....	519
Table 5-19 clk_u0_cdns_dsiTx_clk_txesc Register Description.....	520
Table 5-20 clk_u0_hdmi_tx_clk_mclk Register Description.....	520
Table 5-21 clk_u0_hdmi_tx_clk_bclk Register Description.....	520
Table 5-22 clk_u0_hdmi_tx_clk_sys Register Description.....	521
Table 5-23 Software_RESET_assert0_addr_assert_sel Register Description.....	521
Table 5-24 VOUTCRG_RESET_STATUS Register Description.....	522

Contents

Table 5-25 DOM_VOUT_SYSCONSAIF__SYSCFG_0 Register Description.....	523
Table 5-26 DOM_VOUT_SYSCONSAIF__SYSCFG_4 Register Description.....	524
Table 5-27 DOM_VOUT_SYSCONSAIF__SYSCFG_8 Register Description.....	525
Table 5-28 DOM_VOUT_SYSCONSAIF__SYSCFG_12 Register Description.....	526
Table 5-29 DOM_VOUT_SYSCONSAIF__SYSCFG_16 Register Description.....	526
Table 5-30 DOM_VOUT_SYSCONSAIF__SYSCFG_20 Register Description.....	526
Table 5-31 DOM_VOUT_SYSCONSAIF__SYSCFG_24 Register Description.....	526
Table 5-32 MIPITX_APBIFSAIF__SYSCFG_0 Register Description.....	526
Table 5-33 MIPITX_APBIFSAIF__SYSCFG_4 Register Description.....	527
Table 5-34 MIPITX_APBIFSAIF__SYSCFG_8 Register Description.....	527
Table 5-35 MIPITX_APBIFSAIF__SYSCFG_12 Register Description.....	528
Table 5-36 MIPITX_APBIFSAIF__SYSCFG_16 Register Description.....	528
Table 5-37 MIPITX_APBIFSAIF__SYSCFG_20 Register Description.....	528
Table 5-38 MIPITX_APBIFSAIF__SYSCFG_24 Register Description.....	528
Table 5-39 MIPITX_APBIFSAIF__SYSCFG_28 Register Description.....	529
Table 5-40 MIPITX_APBIFSAIF__SYSCFG_32 Register Description.....	529
Table 5-41 MIPITX_APBIFSAIF__SYSCFG_36 Register Description.....	529
Table 5-42 MIPITX_APBIFSAIF__SYSCFG_40 Register Description.....	530
Table 5-43 MIPITX_APBIFSAIF__SYSCFG_44 Register Description.....	530
Table 5-44 MIPITX_APBIFSAIF__SYSCFG_48 Register Description.....	530
Table 5-45 MIPITX_APBIFSAIF__SYSCFG_52 Register Description.....	531
Table 5-46 MIPITX_APBIFSAIF__SYSCFG_56 Register Description.....	531
Table 5-47 MIPITX_APBIFSAIF__SYSCFG_60 Register Description.....	531
Table 5-48 MIPITX_APBIFSAIF__SYSCFG_64 Register Description.....	531
Table 5-49 MIPITX_APBIFSAIF__SYSCFG_68 Register Description.....	531
Table 5-50 MIPITX_APBIFSAIF__SYSCFG_72 Register Description.....	532
Table 5-51 MIPITX_APBIFSAIF__SYSCFG_76 Register Description.....	532
Table 5-52 MIPITX_APBIFSAIF__SYSCFG_80 Register Description.....	532
Table 5-53 MIPITX_APBIFSAIF__SYSCFG_84 Register Description.....	532
Table 5-54 MIPITX_APBIFSAIF__SYSCFG_88 Register Description.....	532
Table 5-55 MIPITX_APBIFSAIF__SYSCFG_92 Register Description.....	533
Table 5-56 MIPITX_APBIFSAIF__SYSCFG_96 Register Description.....	533
Table 5-57 MIPITX_APBIFSAIF__SYSCFG_100 Register Description.....	533

List of Figures

Figure 1-1 Block Diagram.....	29
Figure 2-1 System Architecture.....	31
Figure 2-2 Bus Connections in STG.....	32
Figure 2-3 Reset Timing.....	59
Figure 2-4 Clock Structure.....	60
Figure 2-5 System PLL.....	61
Figure 2-6 Pin Map.....	69
Figure 3-1 Power Structure Block Diagram.....	465
Figure 3-2 DDR PHY Power Diagram.....	467
Figure 3-3 MIPI RX Power On Sequence.....	468
Figure 3-4 MIPI TX Power Up Timing.....	469
Figure 3-5 MIPI TX Power Up Sequence.....	469
Figure 3-6 OTP Power Characteristics.....	470
Figure 3-7 PCIE Power-Up Sequence 1 (AVDH→AVDL→VDD or AVDH→VDD→AVDL).....	471
Figure 3-8 PCIE Power-Up Sequence 2(VDD→AVDL→AVDH or AVDL→VDD→AVDH).....	471
Figure 3-9 PCIE Power Down Sequence.....	472
Figure 3-10 PLL PAD Placement Example.....	473
Figure 3-11 USB Power Up Sequence 1.....	474
Figure 3-12 USB Power Up Sequence 2.....	475
Figure 3-13 USB Power Down Sequence 1.....	475
Figure 3-14 USB Power Down Sequence 2.....	476
Figure 3-15 Power Modes.....	476
Figure 3-16 Power Up Sequence.....	477
Figure 3-17 Standby and Wakeup Block Diagram.....	478
Figure 4-1 ISP Block Diagram.....	492
Figure 5-1 Display Subsystem Block Diagram.....	506
Figure 5-2 Display Subsystem Clock and Reset Block Diagram.....	508
Figure 5-3 DC8200 RGB Data Mapping.....	512
Figure 5-4 DC8200 DP Data Mapping.....	513
Figure 5-5 DSI DPI Data Mapping.....	513
Figure 5-6 HDMI Data Mapping.....	514

1. System Overview

1.1. Introduction

JH7110 is a high-performance RISC-V SoC featuring high-performance, low-power-consumption, rich interface options, and powerful image and video processing capabilities.

JH7110 is equipped with a 64-bit high-performance quad-core RISC-V processor core sharing 2 MB of cache coherency, whose working frequency is 1.5 GHz. JH7110 has a rich high-speed native interface, supports the Linux operating system, and has powerful image and video processing system. The StarFive ISP is compatible with mainstream camera sensors, built-in image/video processing subsystem supports H.264/H.265/JPEG codec. The integrated GPU makes its image processing capabilities stronger, such as 3D rendering. With high-performance, OpenCL/OpenGLES/Vulkan support, JH7110 can further enhance intelligence and efficiency. JH7110 can complete a variety of complex image/video processing and intelligent visual calculations. Also, it meets multiple visual real-time processing requirements at the edge.

1.2. Block Diagram

The following figure shows the block diagram of JH7110.





Figure 1-1 Block Diagram

**Note:**

- JH7110 supports one USB port. One of the PCIe2.0 lanes can be shared by USB3.0.
- JH7110 supports one port for SDIO and one port for eMMC, or both ports for SDIO.

1.3. Highlighted Feature

JH7110 has the following highlighted features.

- RISC-V U74 quad-core and S7 monitor core with 2 MB L2 cache
- Support Linux OS with kernel versions 5.10 and 5.15
- CPU work frequency up to 1.5 GHz
- GPU IMG BXE-4-32
- 32-bit LPDDR4/DDR4/LPDDR3/DDR3, up to 2,800 Mbps
- Video decoder supports up to 4K@60fps and multi-stream for H.264/H.265
- Video encoder supports up to 1080p@30fps and multi-stream for H.265
- Provide JPEG encoder/decoder
- Support up to 1080p@30fps full-functional ISP
- Support video input: 1 × DVP and 1 × MIPI-CSI with 4D2C up to 4K@30fps
- Support video output: MIPI display output with 4D1C up to 1080p@60fps
- Support 1 × HDMI2.0 port display up to 4K@30fps
- Support 24-bit RGB parallel interface up to 1080p@30fps
- Support 2 × PCIe2.0, 1 lane
- Support USB3.0 Host/Device (By reusing 1 of the PCIe2.0 lanes)
- Support 2 × Ethernet MAC 1000 Mbps, 2 × CAN2.0B
- Support IEEE 1588-2002 and IEEE 1588-2008 standards
- Support TRNG and support OTP, DMA, QSPI, and other peripherals
- Audio DSP supports floating-point instructions
- Dedicated audio processing and sub-system


2. System Architecture

JH7110 provides 2 processor cores, U74MC and E24.

They communicate with each other through mailbox.

The system block diagram of JH7110 is shown in the following figure.

Figure 2-1 System Architecture




2.1. Bus Connection

The system bus connection is shown in the following table.

Table 2-1 System Bus Connection

OIC 18x8		Slave Port ID					
		OMC	axi_cfg0	axi_cfg1	apb_cfg0	apb_cfg1	orbit_cr1
Master Port ID	CPUSYS	0	0	X	X	X	X
	CPUPER	X	X	0	0	0	0
	CPUMEM	0	X	X	X	X	X
	GPU	0	X	X	X	X	X
	VDEC	0	X	X	X	X	X
	VENC	0	X	X	X	X	X
	VOUT0	0	X	X	X	X	X
	VOUT1	0	X	X	X	X	X
	ISP0	0	X	X	X	X	X
	STG	0	0	0	0	0	0

In the STG subsystem, system includes 2 bus inter-connectors. The connection and address offsets are displayed in the following diagram.

Figure 2-2 Bus Connections in STG

2.2. Boot Process

The following table shows the boot process of JH7110.

Table 2-2 System Boot Process

Processor	Boot Mode (PAD_RGPIO2)	Boot Vector	Boot Selection (PAD_RGPIO[1:0])
U74MC	0x1	0x00_2100_0000	XIP Flash
	0x0	0x00_2A00_0000	0x0: Boot from 1-bit QSPI instead of flash 0x1: Boot from SDIO3.0 0x2: Boot from EMMC5.1 0x3: Boot from UART
Audio DSP		Defined by U74MC or E24	
E24		Defined by U74MC	

**Note:**

- If XIP flash is disabled in OTP configuration, system cannot boot from XIP flash.
- The On-Chip boot ROM is 32 KB.
- The boot mode and boot options could be loaded from the SYSCON status registers.

Boot Modes

System supports the following boot modes.

- Boot ROM
- QSPI NOR/NAND Flash
- SD card/eMMC
- UART/USB/SD CARD update

2.3. Interrupt

2.3.1. Interrupt Concepts

Interrupts are asynchronous events that cause program execution to change to a specific location in the software application to handle the interrupting event. When processing of the interrupt is complete, program execution resumes back to the original program execution location. For example, a timer that triggers every 10 milliseconds will cause the CPU to branch to the interrupt handler, acknowledge the interrupt, and set the next 10 millisecond interval.

The interrupt controller processes incoming interrupts by masking and priority sorting to produce the interrupt signals for the processor to which it is attached.

CLINT

Core Local Interrupter (CLINT) is intended to be used to generate Machine-level timer and software interrupts for the targeted Harts in a pre-integrated core subsystem.

PLIC

Platform-Level Interrupt Controller (PLIC) is intended to be used to manage all global interrupt sources as External Interrupts to a pre-integrated core subsystem.

2.3.2. Interrupt Connections

The following table shows the interrupt connection of JH7110.

Table 2-3 System Interrupt Connections

Instance	IRQ Request	u0_u7mc_sft7110(clock)	u0_hifi4	u0_e2_sft7110(clock)	u0_int_ctrl
u0_dw_gmac5_axi64	lpi_intr_o	global_interrupts[0]		local_interrupts_0[0]	int_src_in[0]
	pmt_intr_o	global_interrupts[1]		local_interrupts_0[1]	int_src_in[1]
	sbd_intr_o	global_interrupts[2]		local_interrupts_0[2]	int_src_in[2]
	sbd_tx_intr_o	global_interrupts[3]		local_interrupts_0[3]	int_src_in[3]
	sbd_rx_intr_o	global_interrupts[4]		local_interrupts_0[4]	int_src_in[4]
u0_rtc_hms	ms_pulse_o	global_interrupts[5]		local_interrupts_0[5]	int_src_in[5]
	one_sec_pulse_o	global_interrupts[6]		local_interrupts_0[6]	
	rtc_irq_o	global_interrupts[7]	BInterrupt[0]	local_interrupts_0[7]	
u0_WAVE511	o_vpu_intrpt	global_interrupts[8]		local_interrupts_0[8]	
u0_CODAJ12	o_intrpt_req	global_interrupts[9]		local_interrupts_0[9]	
u0_wave420l	o_vpu_intrpt	global_interrupts[10]		local_interrupts_0[10]	
u0_sft7110_noc_bus	oic_interrupts[0]	global_interrupts[11]		local_interrupts_0[11]	
	oic_interrupts[1]	global_interrupts[12]		local_interrupts_0[12]	
	oic_interrupts[2]	global_interrupts[13]		local_interrupts_0[13]	
u0_ddr_sft7110	ddrc_asp_int	global_interrupts[14]		local_interrupts_0[14]	int_src_in[6]
	ddrc_cooldown_int	global_interrupts[15]		local_interrupts_0[15]	int_src_in[7]
	ddrc_hightemp_int	global_interrupts[16]		local_interrupts_0[16]	int_src_in[8]
	ddrc_overtemp_int	global_interrupts[17]		local_interrupts_0[17]	int_src_in[9]
	ddrc_phy_int	global_interrupts[18]		local_interrupts_0[18]	int_src_in[10]
	phy0_freq_int	global_interrupts[19]		local_interrupts_0[19]	int_src_in[11]
u0_cdns_qspi	interrupt	global_interrupts[20]	BInterrupt[1]	local_interrupts_0[20]	int_src_in[12]
u0_mailbox	c0_to_c1_irq		BInterrupt[2]		
	c0_to_c2_irq			local_interrupts_0[21]	
	c0_to_c3_irq				

Table 2-3 System Interrupt Connections (continued)

Instance	IRQ Request	u0_u7mc_sft7110(clock)	u0_hifi4	u0_e2_sft7110(clock)	u0_int_ctrl
	c1_to_c0_irq	global_interrupts[21]			
	c1_to_c2_irq			local_interrupts_0[22]	
	c1_to_c3_irq				
	c2_to_c0_irq	global_interrupts[22]			
	c2_to_c1_irq		BInterrupt[3]		
	c2_to_c3_irq				
	c3_to_c0_irq				
	c3_to_c1_irq				
	c3_to_c2_irq				
u0_sec_top	sec_algc_int	global_interrupts[23]	BInterrupt[4]	local_interrupts_0[23]	
	sec_dmac_int	global_interrupts[24]	BInterrupt[5]	local_interrupts_0[24]	
	sec_trng_int	global_interrupts[25]	BInterrupt[6]	local_interrupts_0[25]	
u0_otpc	otp_int	global_interrupts[26]	BInterrupt[7]	local_interrupts_0[26]	
u0_dw_uart	intr	global_interrupts[27]	BInterrupt[8]	local_interrupts_0[27]	
u1_dw_uart	intr	global_interrupts[28]		local_interrupts_0[28]	
u2_dw_uart	intr	global_interrupts[29]		local_interrupts_0[29]	
u0_dw_i2c	ic_intr	global_interrupts[30]	BInterrupt[9]	local_interrupts_0[30]	
u1_dw_i2c	ic_intr	global_interrupts[31]	BInterrupt[10]	local_interrupts_0[31]	
u2_dw_i2c	ic_intr	global_interrupts[32]		local_interrupts_0[32]	
u0_ssp_spi	SSPINTR	global_interrupts[33]	BInterrupt[11]	local_interrupts_0[33]	
u1_ssp_spi	SSPINTR	global_interrupts[34]		local_interrupts_0[34]	
u2_ssp_spi	SSPINTR	global_interrupts[35]		local_interrupts_0[35]	
		global_interrupts[36]		local_interrupts_0[36]	
u0_i2srx_3ch	rx_0_intr	global_interrupts[37]	BInterrupt[13]	local_interrupts_0[37]	

Table 2-3 System Interrupt Connections (continued)

Instance	IRQ Request	u0_u7mc_sft7110(clock)	u0_hifi4	u0_e2_sft7110(clock)	u0_int_ctrl
	rx_1_intr	global_interrupts[38]	BInterrupt[14]	local_interrupts_0[38]	
	rx_2_intr	global_interrupts[39]	BInterrupt[15]	local_interrupts_0[39]	
u3_dw_uart	intr	global_interrupts[40]		local_interrupts_0[40]	
u4_dw_uart	intr	global_interrupts[41]		local_interrupts_0[41]	
u5_dw_uart	intr	global_interrupts[42]		local_interrupts_0[42]	
u3_dw_i2c	ic_intr	global_interrupts[43]		local_interrupts_0[43]	
u4_dw_i2c	ic_intr	global_interrupts[44]		local_interrupts_0[44]	
u5_dw_i2c	ic_intr	global_interrupts[45]		local_interrupts_0[45]	
u6_dw_i2c	ic_intr	global_interrupts[46]		local_interrupts_0[46]	
u3_ssp_spi	SSPINTR	global_interrupts[47]		local_interrupts_0[47]	
u4_ssp_spi	SSPINTR	global_interrupts[48]		local_interrupts_0[48]	
u5_ssp_spi	SSPINTR	global_interrupts[49]		local_interrupts_0[49]	
u6_ssp_spi	SSPINTR	global_interrupts[50]		local_interrupts_0[50]	
u0_plda_pcie	local_interrupt	global_interrupts[51]		local_interrupts_0[51]	
u1_plda_pcie	local_interrupt	global_interrupts[52]		local_interrupts_0[52]	
u0_i2stx_4ch	intr	global_interrupts[53]	BInterrupt[16]	local_interrupts_0[53]	int_src_in[13]
u1_i2stx_4ch	intr	global_interrupts[54]	BInterrupt[17]	local_interrupts_0[54]	int_src_in[14]
u0_pwm_8ch	ptc_intr[0]	global_interrupts[55]	BInterrupt[18]	local_interrupts_0[55]	int_src_in[15]
	ptc_intr[1]	global_interrupts[56]		local_interrupts_0[56]	int_src_in[16]
	ptc_intr[2]	global_interrupts[57]		local_interrupts_0[57]	int_src_in[17]
	ptc_intr[3]	global_interrupts[58]		local_interrupts_0[58]	int_src_in[18]
	ptc_intr[4]	global_interrupts[59]		local_interrupts_0[59]	int_src_in[19]
	ptc_intr[5]	global_interrupts[60]		local_interrupts_0[60]	
	ptc_intr[6]	global_interrupts[61]		local_interrupts_0[61]	

Table 2-3 System Interrupt Connections (continued)

Instance	IRQ Request	u0_u7mc_sft7110(clock)	u0_hifi4	u0_e2_sft7110(clock)	u0_int_ctrl
	ptc_intr[7]	global_interrupts[62]		local_interrupts_0[62]	
u0_dskit_wdt	WDOGINT	global_interrupts[63]	BInterrupt[12]	local_interrupts_0[63]	
u0_si5_timer	TIMER_INTR[0]	global_interrupts[64]	BInterrupt[19]	local_interrupts_0[64]	
	TIMER_INTR[1]	global_interrupts[65]		local_interrupts_0[65]	
	TIMER_INTR[2]	global_interrupts[66]		local_interrupts_0[66]	
	TIMER_INTR[3]	global_interrupts[67]		local_interrupts_0[67]	
u0_dw_dma1p_8ch_56hs	intr	global_interrupts[68]	BInterrupt[20]	local_interrupts_0[68]	int_src_in[20]
u0_dw_sdio	interrupt	global_interrupts[69]	BInterrupt[21]	local_interrupts_0[69]	int_src_in[21]
u1_dw_sdio	interrupt	global_interrupts[70]		local_interrupts_0[70]	int_src_in[22]
u1_dw_gmac5_axi64	lpi_intr_o	global_interrupts[71]		local_interrupts_0[71]	int_src_in[23]
	pmt_intr_o	global_interrupts[72]		local_interrupts_0[72]	int_src_in[24]
	sbd_intr_o	global_interrupts[73]		local_interrupts_0[73]	int_src_in[25]
	sbd_tx_intr_o	global_interrupts[74]		local_interrupts_0[74]	int_src_in[26]
	sbd_rx_intr_o	global_interrupts[75]		local_interrupts_0[75]	int_src_in[27]
u0_temp_sensor	tempsense_int	global_interrupts[76]		local_interrupts_0[76]	int_src_in[28]
u0_img_gpu	gpu_os_irq	global_interrupts[77]		local_interrupts_0[77]	int_src_in[29]
	gpu_pow_gpio_irq	global_interrupts[78]		local_interrupts_0[78]	int_src_in[30]
u0_cdns_spdif	intreq	global_interrupts[79]		local_interrupts_0[79]	int_src_in[31]
u0_aon_iomux	gpio_irq	global_interrupts[80]	BInterrupt[22]	local_interrupts_0[80]	int_src_in[32]
u0_sys_iomux	gpio_irq	global_interrupts[81]	BInterrupt[23]	local_interrupts_0[81]	int_src_in[33]
u0_dom_isp_top	u0_ispv2_top_wrapper_isp_interrupt_out[0]	global_interrupts[82]		local_interrupts_0[82]	int_src_in[34]
	u0_ispv2_top_wrapper_isp_interrupt_out[1]	global_interrupts[83]		local_interrupts_0[83]	int_src_in[35]

Table 2-3 System Interrupt Connections (continued)

Instance	IRQ Request	u0_u7mc_sft7110(clock)	u0_hifi4	u0_e2_sft7110(clock)	u0_int_ctrl
	u0_ispv2_top_wrapper_is-p_interrupt_out[2]	global_interrupts[84]		local_interrupts_0[84]	int_src_in[36]
	u0_ispv2_top_wrapper_is-p_interrupt_out[3]	global_interrupts[85]		local_interrupts_0[85]	int_src_in[37]
	u0_vin_AXIRD_INTR	global_interrupts[86]		local_interrupts_0[86]	int_src_in[38]
	u0_vin_AXIWRO_INTR	global_interrupts[87]		local_interrupts_0[87]	int_src_in[39]
	u0_vin_irq	global_interrupts[88]		local_interrupts_0[88]	int_src_in[40]
	u0_vin_err_irq	global_interrupts[89]		local_interrupts_0[89]	int_src_in[41]
u0_dom_vout_top	vout_sys_int[0]	global_interrupts[90]		local_interrupts_0[90]	int_src_in[42]
	vout_sys_int[1]	global_interrupts[91]		local_interrupts_0[91]	int_src_in[43]
	vout_sys_int[2]	global_interrupts[92]		local_interrupts_0[92]	int_src_in[44]
	vout_sys_int[3]	global_interrupts[93]		local_interrupts_0[93]	int_src_in[45]
	vout_sys_int[4]	global_interrupts[94]		local_interrupts_0[94]	int_src_in[46]
u0_cdn_usb	interrupt_req[0]	global_interrupts[95]		local_interrupts_0[95]	int_src_in[47]
	interrupt_req[1]	global_interrupts[96]		local_interrupts_0[96]	int_src_in[48]
	interrupt_req[2]	global_interrupts[97]		local_interrupts_0[97]	int_src_in[49]
	interrupt_req[3]	global_interrupts[98]		local_interrupts_0[98]	int_src_in[50]
	interrupt_req[4]	global_interrupts[99]		local_interrupts_0[99]	int_src_in[51]
	interrupt_req[5]	global_interrupts[100]		local_interrupts_0[100]	int_src_in[52]
	interrupt_req[6]	global_interrupts[101]		local_interrupts_0[101]	int_src_in[53]
	interrupt_req[7]	global_interrupts[102]		local_interrupts_0[102]	int_src_in[54]
	irqs[0]	global_interrupts[103]		local_interrupts_0[103]	int_src_in[55]
	irqs[1]	global_interrupts[104]		local_interrupts_0[104]	int_src_in[56]
	otgirq	global_interrupts[105]		local_interrupts_0[105]	
u0_pmu	irq_o	global_interrupts[106]	BInterrupt[24]	local_interrupts_0[106]	int_src_in[57]

Table 2-3 System Interrupt Connections (continued)

Instance	IRQ Request	u0_u7mc_sft7110(clock)	u0_hifi4	u0_e2_sft7110(clock)	u0_int_ctrl
u0_can_ctrl	host_irq	global_interrupts[107]		local_interrupts_0[107]	int_src_in[58]
u1_can_ctrl	host_irq	global_interrupts[108]		local_interrupts_0[108]	int_src_in[59]
u0_int_ctrl	intc_irq_0	global_interrupts[109]		local_interrupts_0[109]	
		global_interrupts[110]		local_interrupts_0[110]	
		global_interrupts[111]		local_interrupts_0[111]	
		global_interrupts[112]		local_interrupts_0[112]	
		global_interrupts[113]		local_interrupts_0[113]	
		global_interrupts[114]		local_interrupts_0[114]	
		global_interrupts[115]		local_interrupts_0[115]	
		global_interrupts[116]		local_interrupts_0[116]	
		global_interrupts[117]		local_interrupts_0[117]	
		global_interrupts[118]		local_interrupts_0[118]	
		global_interrupts[119]		local_interrupts_0[119]	
		global_interrupts[120]		local_interrupts_0[120]	
		global_interrupts[121]		local_interrupts_0[121]	
		global_interrupts[122]		local_interrupts_0[122]	
		global_interrupts[123]		local_interrupts_0[123]	int_src_in[60]
		global_interrupts[124]		local_interrupts_0[124]	int_src_in[61]
		global_interrupts[125]		local_interrupts_0[125]	int_src_in[62]
		global_interrupts[126]		local_interrupts_0[126]	int_src_in[63]
				meip_0	

2.4. Memory Map

2.4.1. System Memory Map

The following table shows the memory map of the JH7110 system.

Table 2-4 System Memory Map

Start Address	End Address	Size	Attribute	Device/Description
0x00_1000_0000	0x00_1000_FFFF	64KB	RW A	UART0
0x00_1001_0000	0x00_1001_FFFF	64KB	RW A	UART1
0x00_1002_0000	0x00_1002_FFFF	64KB	RW A	UART2
0x00_1003_0000	0x00_1003_FFFF	64KB	RW A	I2C0
0x00_1004_0000	0x00_1004_FFFF	64KB	RW A	I2C1
0x00_1005_0000	0x00_1005_FFFF	64KB	RW A	I2C2
0x00_1006_0000	0x00_1006_FFFF	64KB	RW A	SPI0
0x00_1007_0000	0x00_1007_FFFF	64KB	RW A	SPI1
0x00_1008_0000	0x00_1008_FFFF	64KB	RW A	SPI2
0x00_1009_0000	0x00_1009_FFFF	64KB	RW A	TMD_16SLOT_APB
0x00_100A_0000	0x00_100A_FFFF	64KB	RW A	SPDIF
0x00_100B_0000	0x00_100B_FFFF	64KB	RW A	PWMDAC
0x00_100D_0000	0x00_100D_FFFF	64KB	RW A	PDM4MIC
0x00_100E_0000	0x00_100E_FFFF	64KB	RW A	I2SRX_3CH
0x00_100F_0000	0x00_100F_FFFF	64KB	RW A	Reserved
0x00_1010_0000	0x00_101F_FFFF	1MB	RW A	USB Controller
0x00_1020_0000	0x00_1020_FFFF	64KB	RW A	USB2.0 UITMI PHY
0x00_1021_0000	0x00_1021_FFFF	64KB	RW A	PCIE0 PHY
0x00_1022_0000	0x00_1022_FFFF	64KB	RW A	PCIE1 PHY
0x00_1023_0000	0x00_1023_FFFF	64KB	RW A	STG_CRG
0x00_1024_0000	0x00_1024_FFFF	64KB	RW A	STG_SYSCON
0x00_1025_0000	0x00_11FF_FFFF			Reserved
0x00_1200_0000	0x00_1200_FFFF	64KB	RW A	UART3
0x00_1201_0000	0x00_1201_FFFF	64KB	RW A	UART4

Table 2-4 System Memory Map (continued)

Start Address	End Address	Size	Attribute	Device/Description
0x00_1202_0000	0x00_1202_FFFF	64KB	RW A	UART5
0x00_1203_0000	0x00_1203_FFFF	64KB	RW A	I2C3
0x00_1204_0000	0x00_1204_FFFF	64KB	RW A	I2C4
0x00_1205_0000	0x00_1205_FFFF	64KB	RW A	I2C5
0x00_1206_0000	0x00_1206_FFFF	64KB	RW A	I2C6
0x00_1207_0000	0x00_1207_FFFF	64KB	RW A	SPI3
0x00_1208_0000	0x00_1208_FFFF	64KB	RW A	SPI4
0x00_1209_0000	0x00_1209_FFFF	64KB	RW A	SPI5
0x00_120A_0000	0x00_120A_FFFF	64KB	RW A	SPI6
0x00_120B_0000	0x00_120B_FFFF	64KB	RW A	I2STX_4CH 0
0x00_120C_0000	0x00_120C_FFFF	64KB	RW A	I2STX_4CH 1
0x00_120D_0000	0x00_120D_FFFF	64KB	RW A	PWM_8CH
0x00_120E_0000	0x00_120E_FFFF	64KB	RW A	Temperature sensor
0x00_120F_0000	0x00_12FF_FFFF			Reserved
0x00_1300_0000	0x00_1300_FFFF	64KB	RW A	DDR PHY
0x00_1301_0000	0x00_1301_FFFF	64KB	RW A	QSPI CSR
0x00_1302_0000	0x00_1302_FFFF	64KB	RW A	System CRG
0x00_1303_0000	0x00_1303_FFFF	64KB	RW A	System SYSCON
0x00_1304_0000	0x00_1304_FFFF	64KB	RW A	System IOMUX
0x00_1305_0000	0x00_1305_FFFF	64KB	RW A	Timer
0x00_1306_0000	0x00_1306_FFFF	64KB	RW A	Mailbox
0x00_1307_0000	0x00_1307_FFFF	64KB	RW A	WDT
0x00_1308_0000	0x00_1308_FFFF	64KB	RW A	INTC
0x00_1309_0000	0x00_1309_FFFF	64KB	RW A	JPEG Codec

Table 2-4 System Memory Map (continued)

Start Address	End Address	Size	Attribute	Device/Description
0x00_130A_0000	0x00_130A_FFFF	64KB	RW A	Video decoder
0x00_130B_0000	0x00_130B_FFFF	64KB	RW A	Video encoder
0x00_130C_0000	0x00_130C_FFFF	64KB	RW A	GPU timer
0x00_130D_0000	0x00_130D_FFFF	64KB	RW A	CAN0(2.0B)
0x00_130E_0000	0x00_130E_FFFF	64KB	RW A	CAN1(2.0B)
0x00_1310_0000	0x00_14FF_FFFF			Reserved
0x00_1500_0000	0x00_156F_FFFF	16MB	RW A	NOC Bus CSR
0x00_1570_0000	0x00_1570_FFFF	64KB	RW A	DDRC
0x00_1571_0000	0x00_15FF_FFFF			Reserved
0x00_1600_0000	0x00_1600_FFFF	16KB	RW A	Security subsystem
0x00_1600_0000	0x00_1600_3FFF	16KB	RW A	Security algorithm
0x00_1600_4000	0x00_1600_7FFF	16KB	RW A	Reserved
0x00_1600_8000	0x00_1600_BFFF	16KB	RW A	Security DMA
0x00_1600_C000	0x00_1600_FFFF	16KB	RW A	TRNG
0x00_1601_0000	0x00_1601_FFFF	64KB	RW A	SDIO0
0x00_1602_0000	0x00_1602_FFFF	64KB	RW A	SDIO1
0x00_1603_0000	0x00_1603_FFFF	64KB	RW A	GMAC0
0x00_1604_0000	0x00_1604_FFFF	64KB	RW A	GMAC1
0x00_1605_0000	0x00_1605_FFFF	64KB	RW A	DW_DMAC
0x00_1606_0000	0x00_1607_FFFF	64KB	RW A	Reserved
0x00_1608_0000	0x00_16FF_FFFF	64KB	RW A	Reserved
0x00_1700_0000	0x00_1700_FFFF	64KB	RW A	AON CRG
0x00_1701_0000	0x00_1701_FFFF	64KB	RW A	AON SYSCON
0x00_1702_0000	0x00_1702_FFFF	64KB	RW A	AON GPIO

Table 2-4 System Memory Map (continued)

Start Address	End Address	Size	Attribute	Device/Description
0x00_1703_0000	0x00_1703_FFFF	64KB	RW A	PMU
0x00_1704_0000	0x00_1704_FFFF	64KB	RW A	RTC_HMS
0x00_1705_0000	0x00_1705_FFFF	64KB	RW A	OTPC
0x00_1706_0000	0x00_170B_FFFF			Reserved
0x00_170C_0000	0x00_170C_FFFF	64KB	RW A	TDM16 SLOT_AHB
0x00_170D_0000	0x00_17FF_FFFF			Reserved
0x00_1800_0000	0x00_180F_FFFF	1MB	RW A	GPU
0x00_1810_0000	0x00_197F_FFFF			Reserved
0x00_1980_0000	0x00_1980_FFFF	64KB	RW A	MIPI_CSI_CTRL0
0x00_1981_0000	0x00_1981_FFFF	64KB	RW A	DOM_ISP_CRG
0x00_1982_0000	0x00_1982_FFFF	64KB	RW A	MIPIRX_DPHY APB configuration
0x00_1984_0000	0x00_1984_FFFF	64KB	RW A	DOM_ISP_SYSCon
0x00_1985_0000	0x00_1986_FFFF			Reserved
0x00_1987_0000	0x00_1989_FFFF	384KB	RW A	ISPV1_MINI
0x00_198A_0000	0x00_1FFF_FFFF			Reserved
0x00_2000_0000	0x00_2000_7FFF			Reserved
0x00_2000_8000	0x00_2000_FFFF	32KB	RWX	Audio DSP DRAM1, remap to 0x4000_8000
0x00_2001_0000	0x00_2001_FFFF	64KB	RWX	Audio DSP DRAM0, remap to 0x4001_0000
0x00_2002_0000	0x00_2002_FFFF	64KB	RWX	Audio DSP IRAM0, remap to 0x4002_0000
0x00_2003_0000	0x00_2003_7FFF	32KB	RWX	Audio DSP IRAM1, remap to 0x4003_0000
0x00_2003_8FFF	0x00_20FF_FFFF			Reserved
0x00_2100_0000	0x00_28FF_FFFF	128MB	RWX	QSPI XIP memory, AHB slave
0x00_2900_0000	0x00_293F_FFFF			Reserved
0x00_2940_0000	0x00_2947_FFFF	512KB	RW	DC8200 AHBO

Table 2-4 System Memory Map (continued)

Start Address	End Address	Size	Attribute	Device/Description
0x00_2948_0000	0x00_294F_FFFF	512KB	RW	DC8200 AHB1
0x00_2950_0000	0x00_2958_FFFF			Reserved
0x00_2959_0000	0x00_2959_FFFF	64KB	RW	U0_HDMITX
0x00_295A_0000	0x00_295A_FFFF			Reserved
0x00_295B_0000	0x00_295B_FFFF	64KB	RW	VOUT_SYSCON
0x00_295C_0000	0x00_295C_FFFF	64KB	RW	VOUT_CRG
0x00_295D_0000	0x00_295D_FFFF	64KB	RW	DSI TX
0x00_295E_0000	0x00_295E_FFFF	64KB	RW	MIPITX DPHY configuration
0x00_295F_0000	0x00_29FF_FFFF			Reserved
0x00_2A00_0000	0x00_2A00_81FF	32.5KB	RX	Boot ROM
0x00_2A01_0000	0x00_2AFF_FFFF			Reserved
0x00_2B00_0000	0x00_2BFF_FFFF	16MB	RW	PCIE0 controller CSR
0x00_2C00_0000	0x00_2CFF_FFFF	16MB	RW	PCIE1 controller CSR
0x00_2D00_0000	0x00_3FFF_FFFF			Reserved
0x00_3000_0000	0x00_37FF_FFFF	128MB	RW	PCIE0 memory space for 32-bit devices
0x00_3800_0000	0x00_3FFF_FFFF	128MB	RW	PCIE1 memory space for 32-bit devices
0x00_4000_0000	0x02_3FFF_FFFF	8GB	RWX C A N	DDR for memory port
0x02_4000_0000	0x04_3FFF_FFFF	8GB		Reserved
0x04_4000_0000	0x06_3FFF_FFFF	8GB	RWX N	DDR for system port
0x06_4000_0000	0x08_3FFF_FFFF	8GB		Reserved
0x09_0000_0000	0x09_3FFF_FFFF	1GB	RW	PCIE0 memory space,start address & size are both configurable
0x09_4000_0000	0x09_4FFF_FFFF	256MB	RW	PCIE0 configuration space,start address is configurable,size is fixed

Table 2-4 System Memory Map (continued)

Start Address	End Address	Size	Attribute	Device/Description
0x09_8000_0000	0x09_BFFF_FFFF	1GB	RW	PCIE1 memory space,start address & size are both configurable
0x09_C000_0000	0x09_CFFF_FFFF	256MB	RW	PCIE1 configuration space,start address is configurable,size is fixed

2.4.2. U74 Memory Map

The following table shows the memory map of U74 Core Complex.



Table 2-5 U74 Memory Map

Start Address	End Address	Size	Attribute	Device
0x00_0000_0000	0x00_0000_00FF			Debug
0x00_0000_0100	0x00_0000_2FFF			Reserved
0x00_0000_3000	0x00_0000_3FFF		RWX A	Error Device
0x00_0000_4000	0x00_015F_FFFF			Reserved
0x00_0110_1000	0x00_0110_1FFF	8KB	RWX A	S7 Hart0 DTIM
0x00_0170_0000	0x00_0170_0FFF		RW A	S7 Hart0 Bus-Error Unit
0x00_0170_1000	0x00_0170_1FFF		RW A	U7 Hart1 Bus-Error Unit
0x00_0170_2000	0x00_0170_2FFF		RW A	U7 Hart2 Bus-Error Unit
0x00_0170_3000	0x00_0170_3FFF		RW A	U7 Hart3 Bus-Error Unit
0x00_0170_4000	0x00_0170_4FFF		RW A	U7 Hart3 Bus-Error Unit
0x00_0170_5000	0x00_01FF_FFFF			Reserved
0x00_0200_0000	0x00_0200_FFFF		RW A	CLINT
0x00_0201_0000	0x00_0201_3FFF		RW A	L2 Cache controller
0x00_0201_4000	0x00_0203_1FFF			Reserved
0x00_0203_2000	0x00_0203_3FFF		RW A	U7 Hart1 L2 Prefetcher
0x00_0203_4000	0x00_0203_5FFF		RW A	U7 Hart2 L2 Prefetcher
0x00_0203_6000	0x00_0203_7FFF		RW A	U7 Hart3 L2 Prefetcher
0x00_0203_8000	0x00_0203_9FFF		RW A	U7 Hart4 L2 Prefetcher
0x00_0203_A000	0x00_07FF_FFFF			Reserved
0x00_0800_0000	0x00_081F_FFFF		RWX A	L2 LIM
0x00_0820_0000	0x00_09FF_FFFF		RW A	Reserved
0x00_0A00_0000	0x00_0A1F_FFFF		RWX I A	L2 Zero Device
0x00_0A20_0000	0x00_0BFF_FFFF			Reserved
0x00_0C00_0000	0x00_0FFF_FFFF		RW A	PLIC

Table 2-5 U74 Memory Map (continued)

Start Address	End Address	Size	Attribute	Device
0x00_0000_0000	0x00_0FFF_FFFF			U74 internal
0x00_1000_0000	0x00_1FFF_FFFF	256MB		Peripheral port
0x00_2000_0000	0x00_3FFF_FFFF	512MB	RWX A	System port
0x00_4000_0000	0x04_3FFF_FFFF	16GB		Memory port
0x04_4000_0000	0x08_3FFF_FFFF	16GB	RW A	System port
0x09_0000_0000	0x09_7FFF_FFFF	2GB	RWX A	System port
0x09_8000_0000	0x09_FFFF_FFFF	2GB	RWX A	PCIE configuration space + memory space

2.4.3. E24 Memory Map

The following table shows the memory map of E24 Core Complex.

Table 2-6 E24 Memory Map

Start Address	End Address	Size	Attribute	Device
0x0000_0000	0x0000_00FF			Debug
0x0000_0100	0x0000_2FFF			Reserved
0x0000_3000	0x0000_3FFF		RWX A	Error Device
0x0000_4000	0x015F_FFFF			Reserved
0x0200_0000	0x0200_FFFF		RW A	CLINT
0x1000_0000	0x3FFF_FFFF	1G-128MB	RW A	Peripheral
0x4000_0000	0xFFFF_FFFF	3GB	RWX C A	DDR, could be remapped to other 3GB space through SCSN

2.4.4. Audio DSP Memory Map

The following table shows the memory map of Audio DSP.

Table 2-7 Audio DSP Memory Map

Start Address	End Address	Size	Attribute	Device
0x0000_0000	0x0FFF_FFFF	128MB		Reserved
0x1000_0000	0x3FFF_FFFF	256MB	RW A	Peripheral & Memory
0x4000_8000	0x4000_FFFF	32KB	RWX C A	Data RAM1
0x4001_0000	0x4001_FFFF	64KB	RWX C A	Data RAM0
0x4002_0000	0x4002_FFFF	64KB	RWX C A	Instruction RAM0
0x4003_0000	0x4003_7FFF	32KB	RWX C A	Instruction RAM1
0x4100_0000	0xFFFF_FFFF		RWX C A	DDR, could be remapped to other 3GB space thru SYS-CON

2.4.5. NoC Memory Map

The following table shows the memory map of NoC.

Table 2-8 NoC Memory Map

Start Address	End Address	Size	Attribute	Device
0x1500_0000	0x1500_FFFF	64 KB	RW A	CNODE_MST00.CR
0x1502_0000	0x1502_FFFF	64 KB	RW A	RTMON_MST00.CR
0x1504_0000	0x1504_FFFF	64 KB	RW A	CNODE_MST01.CR
0x1506_0000	0x1506_FFFF	64 KB	RW A	RTMON_MST01.CR
0x1507_0000	0x1507_FFFF	64 KB	RW A	EVMON_MST01.CR
0x1508_0000	0x1508_FFFF	64 KB	RW A	CNODE_MST03.CR
0x150a_0000	0x150a_FFFF	64 KB	RW A	RTMON_MST03.CR
0x150e_0000	0x150e_FFFF	64 KB	RW A	BEMON_MST17.CR
0x1510_0000	0x1510_FFFF	64 KB	RW A	CNODE_MST02.CR
0x1511_0000	0x1511_FFFF	64 KB	RW A	FIRDR_MST02.CR
0x1512_0000	0x1512_FFFF	64 KB	RW A	RTMON_MST02.CR
0x1513_0000	0x1513_FFFF	64 KB	RW A	EVMON_MST02.CR
0x1514_0000	0x1514_FFFF	64 KB	RW A	CNODE_MST04.CR
0x1516_0000	0x1516_FFFF	64 KB	RW A	BEMON_MST04.CR
0x151b_0000	0x151b_FFFF	64 KB	RW A	EVMON_MST09.CR
0x152d_0000	0x152d_FFFF	64 KB	RW A	FIRDR_MST06.CR
0x152e_0000	0x152e_FFFF	64 KB	RW A	RTMON_MST06.CR
0x152f_0000	0x152f_FFFF	64 KB	RW A	EVMON_MST06.CR
0x1536_0000	0x1536_FFFF	64 KB	RW A	BEMON_MST08.CR
0x1537_0000	0x1537_FFFF	64 KB	RW A	EVMON_MST08.CR
0x153a_0000	0x153a_FFFF	64 KB	RW A	BEMON_MST09.CR
0x1542_0000	0x1542_FFFF	64 KB	RW A	FIRDR_MST10.CR
0x1543_0000	0x1543_FFFF	64 KB	RW A	EVMON_MST10.CR
0x1546_0000	0x1546_FFFF	64 KB	RW A	FIRDR_MST11.CR

Table 2-8 NoC Memory Map (continued)

Start Address	End Address	Size	Attribute	Device
0x1547_0000	0x1547_FFFF	64 KB	RW A	EVMON_MST11.CR
0x1549_0000	0x1549_FFFF	64 KB	RW A	FIRDR_MST12.CR
0x154a_0000	0x154a_FFFF	64 KB	RW A	RTMON_MST12.CR
0x154b_0000	0x154b_FFFF	64 KB	RW A	EVMON_MST12.CR
0x154c_0000	0x154c_FFFF	64 KB	RW A	FIRDR_MST13.CR
0x154e_0000	0x154e_FFFF	64 KB	RW A	RTMON_MST13.CR
0x154f_0000	0x154f_FFFF	64 KB	RW A	EVMON_MST13.CR
0x1551_0000	0x1551_FFFF	64 KB	RW A	FIRDR_MST14.CR
0x1552_0000	0x1552_FFFF	64 KB	RW A	RTMON_MST14.CR
0x1553_0000	0x1553_FFFF	64 KB	RW A	EVMON_MST14.CR
0x1555_0000	0x1555_FFFF	64 KB	RW A	FIRDR_MST15.CR
0x1556_0000	0x1556_FFFF	64 KB	RW A	RTMON_MST15.CR
0x1557_0000	0x1557_FFFF	64 KB	RW A	EVMON_MST15.CR
0x1560_0000	0x1560_FFFF	64 KB	RW A	EVMON_SLV00.CR
0x1561_0000	0x1561_FFFF	64 KB	RW A	SNODE_SLV00.CR
0x1568_0000	0x1568_FFFF	64 KB	RW A	INTRRPT_DDR.CR
0x156a_0000	0x156a_FFFF	64 KB	RW A	SNODE_SLV01.CR
0x156c_0000	0x156c_FFFF	64 KB	RW A	INTRRPT_SYS.CR
0x156d_0000	0x156d_FFFF	64 KB	RW A	SNODE_SLV02.CR
0x156f_0000	0x156f_FFFF	64 KB	RW A	INTRRPT_ISP.CR
0x1570_0000	0x1570_FFFF	64 KB	RW A	OMC configuration and DDR control

2.5. Clock and Reset

2.5.1. Reset Source

System includes the following reset sources.

Table 2-9 Reset Source

Source	Description
Pad	Used to reset the whole chip.
Watchdog	Used to reset the whole chip and all outputs to PAD.
Software reset in system top	Used to reset all logic modules except the “always-on” domain.
Software reset in the “always-on” domain	Used to reset the whole chip.
Low power rstn	Used to reset each power domain separately.

2.5.2. Reset Sequence

Follow the sequence below to reset the JH7110 system.

Table 2-10 Reset Sequence

Sequence	Description
1	Powering up the chip, resetting the pad to active, and then latching the boot selection signals. The reset sequence starts after pad is reset to high.
2	5us delay, release the always-on domain reset, and clocks generated in always-on domain. And release the reset source on dom_sys_top .
3	Power down the PLL with 2us time interval
4	After the PLL power-down has been finished, wait 200us for PLL locking.
5	64 cycles of oscillator clock delay, release the system <i>Clock and Reset Generator (CRG)</i> 's reset to prepare the clock for system
6	64 cycles of oscillator clock delay, and release the system bus reset
7	Release CPU core reset after 32 cycles of oscillator clock delay has been completed. And CPU will boot from the boot vector.

2.5.3. Reset Process

Perform the following processes to reset the JH7110 system.


Block	Function
reset_ctrl	<ol style="list-style-type: none"> 1. Use this block to add a reset source and then sync it using rstn_sync. 2. Use this block to delay the reset for PLL lock, clock stabilization or other purposes. The delay time is configurable. 3. Use this block to release the reset for CPU, bus, a certain peripheral, or other modules. In this case, the block is used to release the reset and output core_rstn to rstGen. So, core_rstn is used to reset the whole digital logic module.

Block	Function
rstgen	Use this block to control the software reset and synchronize the rstn added by hardware reset and software reset.

2.5.4. Reset Timing


The system PAD reset follows the timing sequence as described in the following diagram.

Figure 2-3 Reset Timing



2.5.5. Clock Structure


The clock and reset structure of JH7110 is displayed in the following diagram.

Figure 2-4 Clock Structure

2.5.6. System PLL

JH7110 system includes 3 PLLs, and the REFCLK is 24 MHz from external crystal.

The PLL clock frequency block diagram is shown in the following diagram.

Figure 2-5 System PLL

PLL supports integer and fraction multiple, you should set **dacpd** and **dsmpd** to high while integer multiple mode, and set both them to low while fraction multiple mode.

Inter Multiple Mode

Both **dacpd** and **dsmpd** should be set as 1 while integer multiple mode.

The frequency of outputs can be figured out as below.

$$F_{VCO} = F_{REF} \times N_I \div M$$

N_I is integer frequency dividing ratio of feedback divider, set by $fbdiv[1:0]$, $N_I = 8, 9, 10, 12, 13, \dots, 4095$

M is frequency dividing ratio of pre-divider, set by $prediv[5:0]$, $M = 1, 2, \dots, 63$

$$F_{CLK1} = F_{VCO} \div Q_1$$

Q_1 is frequency dividing ratio of post divider, set by $postdiv[1:0]$, $Q_1 = 1, 2, 4, 8$

$$F_{CLK2} = F_{VCO} \div Q_2$$

Q_2 is frequency dividing ratio of post divider, set by $postdiv2[1:0]$, $Q_2 = 1, 2, 4, 8$

Fraction Multiple Mode

Both **dacpd** and **dsmpd** should be set as 0 while integer multiple mode.

$$F_{VCO} = F_{REF} \times (N_I + NF) \div M$$

N_I is integer frequency dividing ratio of feedback divider, set by $fbdivf[11:0]$, $N_I = 8, 9, 10, 12, 13, \dots, 4095$

NF is fractional frequency dividing ratio, set by $frac[0:23]$. $NF = frac[0:23] / 2^{24} = 0 - 0.99999994$

M is frequency dividing ratio of pre-divider, set by $prediv[5:0]$, $M = 1, 2, \dots, 63$

$$F_{CLK1} = F_{VCO} \div Q_1$$

Q_1 is frequency dividing ratio of post divider, set by $postdiv[1:0]$, $Q_1 = 1, 2, 4, 8$

$$F_{CLK2} = F_{VCO} \div Q_2$$

Q_2 is frequency dividing ratio of post divider, set by $postdiv2[1:0]$, $Q_2 = 1, 2, 4, 8$

2.5.7. Clock Specification

The clock specification of JH7110 is displayed in the following table.

Table 2-12 Clock Specifications

Module	Max (MHz)	Comment
U74	1,500	
GPU	400	
DDR	1,400	
JPEG Codec	200	
Video Decoder	400	
Video Encoder	250	
SGDMA	200	
AHB	200	
APB	50	
Display AXI	600	
MIPI and HDMI Pixel Clock	297	4K-30fps
LCD	74.25	1080p-30fps
ISP	300	
PCI-E	200	
USB	200	

2.6. Signal Description

The following table displays the system signals of JH7110, including Pull-Up (PU) and Pull-Down (PD) settings.


Note:

The maximum current that a GPIO pin can afford is 3 A.


Note:

The following table only displays the default Pull-Up and Pull-Down settings of a signal. By writing 0 (No) or 1 (Yes) to the following signals, most of the PU/PD settings are configurable. "Tied to" means the PU PD settings of the signal are fixed, and not configurable.

Table 2-13 System Signal Description

Signal Name	Description	PU	PD
TESTEN	Test Enable Signal Negative	Tied to 0	Tied to 1
GPIO0	GPIO0	0	0
GPIO1	GPIO1	0	0
GPIO2	GPIO2	0	0
GPIO3	GPIO3	0	1
SD_SEL18	SD Select 18	0	1
QSPI_SEL18	QSPI Select 18	1	0
GPIO0	GPIO0	0	0
GPIO1	GPIO1	1	0
GPIO2	GPIO2	0	0
GPIO3	GPIO3	0	0
GPIO4	GPIO4	1	0
GPIO5	GPIO5	1	0
GPIO6	GPIO6	1	0
GPIO7	GPIO7	0	0
GPIO8	GPIO8	0	0
GPIO9	GPIO9	1	0
GPIO10	GPIO10	0	0
GPIO11	GPIO11	0	0
GPIO12	GPIO12	1	0
GPIO13	GPIO13	1	0
GPIO14	GPIO14	0	0
GPIO15	GPIO15	0	0
GPIO16	GPIO16	0	0
GPIO17	GPIO17	0	0
GPIO18	GPIO18	1	0
GPIO19	GPIO19	1	0
GPIO20	GPIO20	0	0
GPIO21	GPIO21	0	0
GPIO22	GPIO22	0	0
GPIO23	GPIO23	0	0
GPIO24	GPIO24	0	0
GPIO25	GPIO25	0	0
GPIO26	GPIO26	0	0

Table 2-13 System Signal Description (continued)

Signal Name	Description	PU	PD
GPIO27	GPIO27	0	0
GPIO28	GPIO28	0	0
GPIO29	GPIO29	0	0
GPIO30	GPIO30	0	0
GPIO31	GPIO31	0	0
GPIO32	GPIO32	0	0
GPIO33	GPIO33	0	0
GPIO34	GPIO34	0	1
GPIO35	GPIO35	0	0
GPIO36	GPIO36	1	0
GPIO37	GPIO37	1	0
GPIO38	GPIO38	1	0
GPIO39	GPIO39	1	0
GPIO40	GPIO40	1	0
GPIO41	GPIO41	1	0
GPIO42	GPIO42	1	0
GPIO43	GPIO43	1	0
GPIO44	GPIO44	1	0
GPIO45	GPIO45	1	0
GPIO46	GPIO46	1	0
GPIO47	GPIO47	1	0
GPIO48	GPIO48	1	0
GPIO49	GPIO49	0	0
GPIO50	GPIO50	0	0
GPIO51	GPIO51	0	0
GPIO52	GPIO52	1	0
GPIO53	GPIO53	0	0
GPIO54	GPIO54	0	0
GPIO55	GPIO55	0	0
GPIO56	GPIO56	1	0
GPIO57	GPIO57	0	0
GPIO58	GPIO58	0	0
GPIO59	GPIO59	0	0
GPIO60	GPIO60	1	0

Table 2-13 System Signal Description (continued)

Signal Name	Description	PU	PD
GPIO61	GPIO61	0	0
GPIO62	GPIO62	0	0
GPIO63	GPIO63	0	0
RSTN	Reset Negative	Tied to 1	Tied to 0
RTC_XIN	RTC Input Signal	NONE	NONE
RTC_XOUT	RTC Output Signal	NONE	NONE
OSC_XIN	Oscillator Input Signal	NONE	NONE
OSC_XOUT	Oscillator Output Signal	NONE	NONE
SD0_CLK	SD0 Clock Signal	0	0
SD0_CMD	SD0 Command Signal	0	0
SD0_DATA0	SD0 DATA Lane 0	1	0
SD0_DATA1	SD0 DATA Lane 1	0	0
SD0_DATA2	SD0 DATA Lane 2	0	0
SD0_DATA3	SD0 DATA Lane 3	1	0
SD0_DATA4	SD0 DATA Lane 4	1	0
SD0_DATA5	SD0 DATA Lane 5	0	0
SD0_DATA6	SD0 DATA Lane 6	0	0
SD0_DATA7	SD0 DATA Lane 7	0	0
SD0_STRB	SD0 STR8	0	0
GMAC1_MDC	GMAC1 Management Device Clock	NONE	NONE
GMAC1_MDIO	GMAC1 Management Data Input and Output	NONE	NONE
GMAC1_RXD0	GMAC1 Input Data Lane 0	NONE	NONE
GMAC1_RXD1	GMAC1 Input Data Lane 1	NONE	NONE
GMAC1_RXD2	GMAC1 Input Data Lane 2	NONE	NONE
GMAC1_RXD3	GMAC1 Input Data Lane 3	NONE	NONE
GMAC1_RXDV	GMAC1 Input Collision and Data Valid	NONE	NONE
GMAC1_RXC	GMAC1 Input Clock	NONE	NONE
GMAC1_TXD0	GMAC1 Output Data Lane 0	NONE	NONE
GMAC1_TXD1	GMAC1 Output Data Lane 1	NONE	NONE
GMAC1_TXD2	GMAC1 Output Data Lane 2	NONE	NONE
GMAC1_TXD3	GMAC1 Output Data Lane 3	NONE	NONE
GMAC1_TXEN	GMAC1 Output Enable	NONE	NONE
GMAC1_TXC	GMAC1 Output Clock	NONE	NONE
GMAC0_MDC	GMAC0 Management Device Clock	NONE	NONE

Table 2-13 System Signal Description (continued)

Signal Name	Description	PU	PD
GMAC0_MDIO	GMAC0 Management Data Input and Output	NONE	NONE
GMAC0_RXD0	GMAC0 Input Data Lane 0	NONE	NONE
GMAC0_RXD1	GMAC0 Input Data Lane 1	NONE	NONE
GMAC0_RXD2	GMAC0 Input Data Lane 2	NONE	NONE
GMAC0_RXD3	GMAC0 Input Data Lane 3	NONE	NONE
GMAC0_RXDV	GMAC0 Input Collision and Data Valid	NONE	NONE
GMAC0_RXC	GMAC0 Input Clock	NONE	NONE
GMAC0_TXD0	GMAC0 Output Data Lane 0	NONE	NONE
GMAC0_TXD1	GMAC0 Output Data Lane 1	NONE	NONE
GMAC0_TXD2	GMAC0 Output Data Lane 2	NONE	NONE
GMAC0_TXD3	GMAC0 Output Data Lane 3	NONE	NONE
GMAC0_TXEN	GMAC0 Output Enable	NONE	NONE
GMAC0_TXC	GMAC0 Output Clock	NONE	NONE
QSPI_SCLK	QSPI_SCLK	0	0
QSPI_CSn0	QSPI Chip Select	1	0
QSPI_DATA0	QSPI Data Lane 0	0	0
QSPI_DATA1	QSPI Data Lane 1	0	0
QSPI_DATA2	QSPI Data Lane 2	0	0
QSPI_DATA3	QSPI Data lane 3	0	0
OTP_PENVDD2	OTP_PENVDD2	NONE	NONE
DDR_ACT_N	DDR_ACT_N	NONE	NONE
DDR_ADR[13:0]	DDR Address [13:0]	NONE	NONE
DDR_ATB0	DDR_ATB0	NONE	NONE
DDR_ATB1	DDR_ATB1	NONE	NONE
DDR_BA[1:0]	DDR BANK Address Input [1:0]	NONE	NONE
DDR_BG[1:0]	DDR_BG[1:0]	NONE	NONE
DDR_CAL	DDR_CAL	NONE	NONE
DDR_CAS_N_ADR15	DDR Column Address Select Address 15	NONE	NONE
DDR_CKE[1:0]	DDR Clock Enable [1:0]	NONE	NONE
DDR_CK_N[1:0]	DDR Clock Negative [1:0]	NONE	NONE
DDR_CK_P[1:0]	DDR Clock Positive [1:0]	NONE	NONE
DDR_CS_N[3:0]	DDR Chip Select Negative [3:0]	NONE	NONE
DDR_DM_DBi_N[3:0]	DDR_DM_DBi_N[3:0]	NONE	NONE
DDR_DQ[0:31]	DDR Data Communication [0:31]	NONE	NONE

Table 2-13 System Signal Description (continued)

Signal Name	Description	PU	PD
DDR_DQS_N[3:0]	DDR Data Communication Select Negative [3:0]	NONE	NONE
DDR_DQS_P[3:0]	DDR Data Communication Select Positive [3:0]	NONE	NONE
DDR_ERR_N	DDR Error Negative	NONE	NONE
DDR_ODT[1:0]	DDR On-Die Termination [1:0]	NONE	NONE
DDR_PAR	DDR_PAR	NONE	NONE
DDR_PLL_REFOUT_N	DDR PLL Reference Output Negative	NONE	NONE
DDR_PLL_REFOUT_P	DDR PLL Reference Output Positive	NONE	NONE
DDR_PLL_TESTOUT_N	DDR PLL Test Output Negative	NONE	NONE
DDR_PLL_TESTOUT_P	DDR PLL Test Output Positive	NONE	NONE
DDR_RAS_N_ADR16	DDR Row Address Select Negative Address 16	NONE	NONE
DDR_RESET_N	DDR Reset Negative	NONE	NONE
DDR_WE_N_ADR14	DDR Write Enable Negative Address 14	NONE	NONE
HDMITX0_EXTR	HDMI Output 0 Extra	NONE	NONE
HDMITX0_TX0N	HDMI Output 0 Negative	NONE	NONE
HDMITX0_TX0P	HDMI Output 0 Positive	NONE	NONE
HDMITX0_TX1N	HDMI Output 1 Negative	NONE	NONE
HDMITX0_TX1P	HDMI Output 1 Positive	NONE	NONE
HDMITX0_TX2N	HDMI Output 2 Negative	NONE	NONE
HDMITX0_TX2P	HDMI Output 2 Positive	NONE	NONE
HDMITX0_TX3N	HDMI Output 3 Negative	NONE	NONE
HDMITX0_TX3P	HDMI Output 3 Positive	NONE	NONE
MIPITX_L0N	MIPI Output Lane 0 Negative	NONE	NONE
MIPITX_L0P	MIPI Output Lane 0 Positive	NONE	NONE
MIPITX_L1N	MIPI Output Lane 1 Negative	NONE	NONE
MIPITX_L1P	MIPI Output Lane 1 Positive	NONE	NONE
MIPITX_L2N	MIPI Output Lane 2 Negative	NONE	NONE
MIPITX_L2P	MIPI Output Lane 2 Positive	NONE	NONE
MIPITX_L3N	MIPI Output Lane 3 Negative	NONE	NONE
MIPITX_L3P	MIPI Output Lane 3 Positive	NONE	NONE
MIPITX_L4N	MIPI Output Lane 4 Negative	NONE	NONE
MIPITX_L4P	MIPI Output Lane 4 Positive	NONE	NONE
MIPIRX_D0	MIPI Input DN Lane 0	NONE	NONE
MIPIRX_D1	MIPI Input DN Lane 1	NONE	NONE
MIPIRX_D2	MIPI Input DN Lane 2	NONE	NONE

Table 2-13 System Signal Description (continued)

Signal Name	Description	PU	PD
MIPIRX_DN3	MIPI Input DN Lane 3	NONE	NONE
MIPIRX_DN4	MIPI Input DN Lane 4	NONE	NONE
MIPIRX_DN5	MIPI Input DN Lane 5	NONE	NONE
MIPIRX_DP0	MIPI Input DP Lane 0	NONE	NONE
MIPIRX_DP1	MIPI Input DP Lane 1	NONE	NONE
MIPIRX_DP2	MIPI Input DP Lane 2	NONE	NONE
MIPIRX_DP3	MIPI Input DP Lane 3	NONE	NONE
MIPIRX_DP4	MIPI Input DP Lane 4	NONE	NONE
MIPIRX_DP5	MIPI Input DP Lane 5	NONE	NONE
PCIE0_CKREFN	PCIE0 Clock Reference Negative	NONE	NONE
PCIE0_CKREFP	PCIE0 Clock Reference Positive	NONE	NONE
PCIE0_RXN	PCIE0 Input Negative	NONE	NONE
PCIE0_RXP	PCIE0 Input Positive	NONE	NONE
PCIE0_TXN	PCIE0 Output Negative	NONE	NONE
PCIE0_TXP	PCIE0 Output Positive	NONE	NONE
PCIE1_CKREFN	PCIE1 Clock Reference Negative	NONE	NONE
PCIE1_CKREFP	PCIE1 Clock Reference Positive	NONE	NONE
PCIE1_RXN	PCIE1 Input Negative	NONE	NONE
PCIE1_RXP	PCIE1 Input Positive	NONE	NONE
PCIE1_TXN	PCIE1 Output Negative	NONE	NONE
PCIE1_TXP	PCIE1 Output Positive	NONE	NONE
USB_DM	USB Device Management	NONE	NONE
USB_DP	USB DP	NONE	NONE
USB_ID	USB ID	NONE	NONE
USB_RREF	USB_RREF	NONE	NONE
USB_VBUS	USB_VBUS	NONE	NONE
ANA18_TEMP_VCAL	Analog 18 Temporary VCAL	NONE	NONE
ANA18_TEMP_VSS	Analog 18 Temporary VSS	NONE	NONE
ANA18_TEMP_TEST1	Analog 18 Temporary Test 1	NONE	NONE
ANA18_TEMP_TEST0	Analog 18 Temporary Test 0	NONE	NONE

2.6.1. Pin Map

The following figure provides a general view of the pins and their corresponding signal names, for more detailed information, see [Pin List \(on page 70\)](#).

In the figure, a letter on the left edge from "A" to "AE" and a number on the top edge from "1" to "25" are used together to indicate a pin location. For example, A1 = "VSS", A2 = "QSPI_DATA0", and so forth.

Figure 2-6 Pin Map

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25				
A	VSS	QSPI_DAT	QSPI_SCL	K	GPIO0	AVSS_PCI_E1	PCIE1_CKREFN	AVSS_PCI_E1	PCIE1_TXP	AVSS_PCI_E0	PCIE0_CKREFN	AVSS_PCI_E0	PCIE0_TXP	AVSS_PCI_E0	USB_ID	USB_DM	GPIO49	GPIO53	GPIO51	AVSS_HDMI	HDMITX0_TX2P	HDMITX0_TX2N	HDMITX0_TX1P	HDMITX0_TX1N	AVSS_HDMI				
B	QSPI_DAT	QSPI_DAT	QSPI_CS0	A2	A1	GPIO2	AVSS_PCI_E1	PCIE1_CKREFP	AVSS_PCI_E1	PCIE1_TXN	AVSS_PCI_E1	PCIE0_CKREFP	AVSS_PCI_E0	PCIE0_TXN	AVSS_PCI_E0	USB_VBU	VCCA33B	VSS	GPIO52	GPIO41	GPIO42	AVSS_HDMI	AVSS_HDMI	AVSS_HDMI	AVSS_HDMI	AVSS_HDMI			
C	QSPI_DAT	VSS	PAD_QSPI_SEL18	A3	VSS	GPIO1	GPIO3	GPIO4	PCIE1_RXP	AVSS_PCI_E1	AVDL_PCI_E1	AVSS_PCI_E0	PCIE0_RXP	AVDL_PCI_E0	AVSS_PCI_E0	USB_RRE	VCCA18F	VSS	GPIO45	GPIO39	VSS	GPIO59	AVDD09_HDMI	AVDD09_HDMI	HDMITX0_TX0P	HDMITX0_TX0N			
D	S00_DAT	S00_CLK	VDD1833_QSPI	A0	VSS	GPIO6	GPIO5	PCIE1_RXN	AVSS_PCI_E1	AVDH_PCIE1	AVSS_PCI_E0	PCIE0_RXN	AVSS_PCI_E0	AVDD09_USB	GPIO50	GPIO56	GPIO62	GPIO37	VSS	GPIO63	GPIO36	AVDD_HDMI	AVSS_HDMI	AVSS_HDMI	HDMITX0_TX3P	HDMITX0_TX3N			
E	S00_DAT	S00_DAT	VSS	A1	A3	SD0_CMD	SD0_DAT	PAD_SD_SEL18	VSS	VDD1833_GPIO3	VSS	VSS	AVSS_PCI_E0	AVDH_PCIE0	AVSS_USB_B	GPIO54	GPIO48	VSS	GPIO46	GPIO55	VSS	GPIO43	PVSS_HDMI	PVDD_HDMI	HDMITX0_EXTR	HDMITX0_TX3N			
F	GPIO18	GPIO16	SD0_DAT	A4	SD0_DAT	SD0_DAT	SD0_DAT	SD0_STR_B	VSS	VDD1833_SD0	VSS	VSS	VSS	VSS	GPIO47	VDD1833_GPIO2	VDD1833_GPIO2	GPIO38	GPIO40	GPIO60	GPIO61	GPIO57	GPIO44	VSS	VSS	AVSS_HDMI	AVSS_HDMI		
G	GPIO17	VSS	GPIO15	GPIO14	GPIO20	GPIO19	VSS	VSS	VDD	VDD	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	GPIO58	VSS	VSS	MIPITX_L_0N	MIPITX_L_0P				
H	GPIO9	GPIO11	GPIO13	VSS	GPIO12	VDD1833_GPIO4	VSS	VDD	VDD	VSS	VDD	VSS	VSS	VSS	VSS	VDD	VDD	VDD	VDD	VDD	VDD	VSS	VSS	MIPITX_L_1N	MIPITX_L_1P				
J	GPIO8	VSS	GPIO7	GPIO10	VSS	VDD	VDD	VSS	VSS	VDD_CPU	VDD_CPU	VDD_CPU	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VDD	VDD	VSS	VSS	MIPITX_L_2N	MIPITX_L_2P				
K	GMAC1_T_XD3	GMAC1_T_XC	GMAC1_T_XDV	GMAC1_T_XEN	GMAC1_T_XD2	VSS	VDD	VSS	VSS	VDD_CPU	VSS	VDD_CPU	VDD_CPU	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VDD	VSS	VDD_MIPITX	GMIPITX_L_3N	GMIPITX_L_3P				
L	GMAC1_T_XDO	VSS	GMAC1_R_XDO	VSS	VSS	VDD	VDD	VSS	VDD_CPU	VSS	VDD_CPU	VDD_CPU	VSS	VSS	VDD	VDD	VDD	VSS	VDD	VDD	VSS	VSS	VDDC18A_MIPITX	VSS	MIPITX_L_4N	MIPITX_L_4P			
M	GMAC1_R_XD1	GMAC1_R_XC	GMAC1_T_XD1	GMAC1_T_XDV	VDD1825_GMAC1	VSS	VSS	VDD	VSS	VDD_CPU	VDD_CPU	VDD_CPU	VDD_CPU	VSS	VSS	VSS	VDD	VSS	VSS	VSS	VSS	VSS	VSS	GND09A_MIPIRX_D_N5	MIPIRX_D_P5				
N	GMAC1_R_XD3	GMAC1_R_XD2	GMAC1_R_XD2	GMAC0	VSS	VSS	VSS	VDD	VDD	VSS	VSS	VSS	VSS	VSS	VDD	VDD	VDD	VDD	VSS	VSS	VSS	VSS	VSS	VCC18A_MIPIRX	GND09A_MIPIRX_D_N4	MIPIRX_D_P4			
P	GMAC0_T_XEN	VSS	GMAC0_T_XD2	VSS	OTP_PEN	VSS18_OTP	VDD18_OTP	VSS	VSS	VDD	VDD	VDD	VDD	VSS	VDD	VDD	VDD	VSS	VDDA18_TEMP	VSS	VSS	VSS	VCC09A_MIPIRX	GND09A_MIPIRX_D_N3	MIPIRX_D_P3				
R	GMAC0_T_XD1	GMAC0_T_XC	GMAC0_R_XD1	VSS	GMAC0_R_XD1	VCCA18_PLLO	VCCA18_PLL2	VCCA18_PLL1	VSS	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS18_TE_MP	ANA18_TEMPTES1	GND09A_MIPIRX	GND09A_MIPIRX_D_N2	MIPIRX_D_P2						
T	GMAC0_R_XD2	GMAC0_R_XC	GMAC0_T_XD3	VSS	VSS_PLL0	VSS_PLL2	VSS_PLL1	VSS	VDD_DD_R	VDD_DD_R	VSS	VDDQD_DR	VDDQD_DR	VDDPLDDR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDD18_TEMPVCA	ANA18_TEMPTES10	GPIO35	GND09A_MIPIRX	MIPIRX_D_N1	MIPIRX_D_P1					
U	VSS	GMAC0_R_XD2	GMAC0_R_XDO	GMAC0_T_XDO	VDD_PLL0	VDD_PLL2	VDD_PLL1	VSS	VDD_DD_R	VDD_DD_R	VSS	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VSS	VDD1833_GPIO1	GPIO34	GPIO33	GND09A_MIPIRX	MIPIRX_D_NO	MIPIRX_D_P0				
V	RSTN	GMAC0_R_MDC	GMAC0_R_XD3	GMAC0_MDCIO	VSS_PLL0	VSS_PLL2	VSS_PLL1	VSS	VDD_DD_R	VDD_DD_R	VSS	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VDDQD_DR	VSS	VDD1833_GPIO1	VSS	GPIO32	VSS	GPIO28	GND09A_MIPIRX	GND09A_MIPIRX			
W	TESTEN	GPIO102	VSS	GPIO100	GPIO101	GPIO103	VSS	VDD_DD_R	VDD_DD_R	VSS	VSS	VSS	VSS	VDDQCK_DRDR	VSS	VSS	VSS	GPIO1029	GPIO101	GPIO104	GPIO1026	GPIO1021	GPIO1025						
Y	RTC_XOUT	VDD_RTC	VSS	VDD1833_AON	VSS	VDD_DD_R	VDD_DD_R	VSS	VSS	VSS	VSS	DDR_ADR[15]	DDR_ADR[6]	DDR_ADR[7]	DDR_BA[1]	DDR_CS_N[5]	DDR_PLLE[1]	DDR_CKE[1]	VSS	DDR_PLLE[1]	TESTOUT_P	VSS	VSS	GPIO30	GPIO22	VSS	GPIO23	VSS	DDR_DQ[3]
AA	VSS_RTC	VDD18_OSC	VSS_SC	VSS	VSS	VDD_DD_R	VSS	VSS	DDR_ADR[15]	DDR_ADR[6]	DDR_ADR[7]	DDR_BA[1]	DDR_CS_N[5]	DDR_PLLE[1]	DDR_CKE[0]	VSS	DDR_PLLE[1]	TESTOUT_P	VSS	VSS	VSS	VSS	VSS	DDR_DQ[9]	DDR_DQ[13]	DDR_DQ[7]	DDR_DQ[6]	DDR_DQ[1]	
AB	OSC_XOUT	VSS	DDR_DQ[28]	VSS	DDR_DQ[31]	VSS	VSS	DDR_DQ[23]	DDR_DQ[20]	VSS	DDR_ADR[0]	DDR_ACT_N	VSS	DDR_NADR1	DDR_NADR1	DDR_BA[0]	DDR_CS_N[1]	DDR_PLLE[1]	VSS	DDR_DQ[12]	DDR_DQ[11]	VSS	DDR_DQ[2]	VSS	DDR_DQ[0]	VSS	VSS	DDR_DQ[0]	
AC	VSS	VSS	DDR_DQ[29]	VSS	DDR_DQ[30]	VSS	DDR_DQ[22]	VSS	DDR_DQ[18]	DDR_ADR[12]	DDR_ADR[11]	DDR_ADR[8]	DDR_ADR[2]	DDR_BA[1]	DDR_CS_N[0]	DDR_PLLE[1]	DDR_CKE[0]	VSS	DDR_ODT[15]	DDR_DQ[11]	VSS	DDR_DQ[10]	VSS	DDR_DQ[4]	VSS	VSS	DDR_DQ[1]		
AD	DDR_DM_DBI_N[3]	DDR_DQ[27]	DDR_DQ[25]	N[3]	VSS	DDR_DQ[21]	DDR_DQ[19]	DDR_DQ[17]	VSS	DDR_ADR[10]	DDR_ADR[9]	DDR_ADR[4]	DDR_ADR[3]	DDR_ATB[1]	DDR_CS_N[1]	DDR_PLLE[1]	DDR_CKE[1]	VSS	DDR_ATB[0]	DDR_CS_N[2]	DDR_ODT[14]	DDR_DQ[8]	DDR_DQ[7]	DDR_DQ[5]	DDR_DQ[4]	VSS	VSS		
AE	VSS	VSS	DDR_DQ[24]	VSS	DDR_DQS_P[3]	DDR_DQ[26]	DDR_DQ[26]	DDR_DQ[26]	VSS	DDR_ADR[16]	DDR_ADR[9]	DDR_ADR[4]	DDR_ADR[3]	DDR_ATB[0]	DDR_CS_N[1]	DDR_PLLE[0]	DDR_CKE[0]	VSS	DDR_ATB[0]	DDR_CS_N[1]	VSS	DDR_CAL	DDR_DM_DBI_N[1]	VSS	DDR_DQS_P[0]	VSS	VSS		

2.6.2. Pin List

The following table shows the signal names for each pin.

Table 2-14 Pin List Description (A)

Pin No.	Signal Name
A1	VSS
A2	QSPI_DATA0
A3	QSPI_SCLK
A4	GPIO0
A5	AVSS_PCIE1
A6	PCIE1_CKREFN
A7	AVSS_PCIE1
A8	PCIE1_TXP
A9	AVSS_PCIE0
A10	PCIE0_CKREFN
A11	AVSS_PCIE0
A12	PCIE0_TXP
A13	AVSS_PCIE0
A14	USB_ID
A15	USB_DP
A16	USB_DM
A17	GPIO49
A18	GPIO53
A19	GPIO51
A20	AVSS_HDMI
A21	HDMITX0_TX2P
A22	HDMITX0_TX2N
A23	HDMITX0_TX1P
A24	HDMITX0_TX1N
A25	AVSS_HDMI

Table 2-15 Pin List Description (B)

Pin No.	Signal Name
B1	QSPI_DATA2
B2	QSPI_DATA1
B3	QSPI_CSNO
B4	GPIO2
B5	AVSS_PCIE1
B6	PCIE1_CKREFP
B7	PCIE1_CKREFP
B8	PCIE1_TXN
B9	AVSS_PCIE1
B10	PCIE0_CKREFP
B11	AVSS_PCIE0
B12	PCIE0_TXN
B13	AVSS_PCIE0
B14	USB_VBUS18
B15	VCCA33_USB
B16	AVSS_USB
B17	VSS
B18	GPIO52
B19	GPIO41
B20	GPIO42
B21	AVSS_HDMI
B22	AVSS_HDMI
B23	AVSS_HDMI
B24	AVSS_HDMI
B25	AVSS_HDMI

Table 2-16 Pin List Description (C)

Pin No.	Signal Name
C1	QSPI_DATA3
C2	VSS
C3	QSPI_SEL18
C4	GPIO1
C5	GPIO3
C6	GPIO4
C7	PCIE1_RXP
C8	AVSS_PCIE1
C9	AVDL_PCIE1
C10	AVSS_PCIE0
C11	PCIE0_RXP
C12	AVDL_PCIE0
C13	AVSS_PCIE0
C14	USB_RREF
C15	VCCA18_USB
C16	AVSS_USB
C17	GPIO45
C18	VSS
C19	GPIO39
C20	VSS
C21	GPIO59
C22	AVDD09_HDMI
C23	AVDD_HDMI
C24	HDMITX0_TX0P
C25	HDMITX0_TX0N

Table 2-17 Pin List Description (D)

Pin No.	Signal Name
D1	SD0_DATA0
D2	SD0_CLK
D3	VDD1833_QSPI
D4	VSS
D5	GPIO6
D6	GPIO5
D7	PCIE1_RXN
D8	AVSS_PCIE1
D9	AVDH_PCIE1
D10	AVSS_PCIE0
D11	PCIE0_RXN
D12	AVSS_PCIE0
D13	AVSS_PCIE0
D14	AVDD09_USB
D15	GPIO50
D16	GPIO56
D17	GPIO62
D18	GPIO37
D19	VSS
D20	GPIO63
D21	GPIO36
D22	AVDD_HDMI
D23	AVSS_HDMI
D24	AVSS_HDMI
D25	HDMITX0_TX3P

Table 2-18 Pin List Description (E)

Pin No.	Signal Name
E1	SD0_DATA1
E2	SD0_DATA3
E3	VSS
E4	SD0_CMD
E5	SD0_DATA2
E6	SD_SEL18
E7	VSS
E8	VDD1833_GPIO3
E9	VSS
E10	VSS
E11	AVSS_PCIE0
E12	VSS
E13	AVDH_PCIE0
E14	AVSS_USB
E15	GPIO54
E16	GPIO48
E17	VSS
E18	GPIO46
E19	GPIO55
E20	VSS
E21	GPIO43
E22	PVSS_HDMI
E23	PVDD_HDMI
E24	HDMITX0_EXTR
E25	HDMITX0_TX3N

Table 2-19 Pin List Description (F)

Pin No.	Signal Name
F1	GPIO18
F2	GPIO16
F3	SD0_DATA4
F4	SD0_DATA5
F5	SD0_DATA7
F6	SD0_DATA6
F7	SD0_STRB
F8	VSS
F9	VDD1833_SD0
F10	VSS
F11	VSS
F12	VSS
F13	VSS
F14	GPIO47
F15	VDD1833_GPIO2
F16	VDD1833_GPIO2
F17	GPIO38
F18	GPIO40
F19	GPIO60
F20	GPIO61
F21	GPIO57
F22	GPIO44
F23	VSS
F24	VSS
F25	AVSS_HDMI

Table 2-20 Pin List Description (G)

Pin No.	Signal Name
G1	GPIO17
G2	VSS
G3	GPIO15
G4	GPIO14
G5	GPIO20
G6	GPIO19
G7	VSS
G8	VSS
G9	VDD
G10	VDD
G11	VDD
G12	VSS
G13	VSS
G14	VSS
G15	VSS
G16	VSS
G17	VSS
G18	VSS
G19	VSS
G20	VSS
G21	GPIO58
G22	VSS
G23	VSS
G24	MIPITX_L0N
G25	MIPITX_L0P

Table 2-21 Pin List Description (H)

Pin No.	Signal Name
H1	GPIO9
H2	GPIO11
H3	GPIO13
H4	VSS
H5	GPIO12
H6	VDD1833_GPIO4
H7	VSS
H8	VDD
H9	VDD
H10	VSS
H11	VDD
H12	VSS
H13	VSS
H14	VSS
H15	VSS
H16	VDD
H17	VDD
H18	VDD
H19	VDD
H20	VDD
H21	VSS
H22	VSS
H23	VSS
H24	MIPITX_L1N
H25	MIPITX_L1P

Table 2-22 Pin List Description (J)

Pin No.	Signal Name
J1	GPIO8
J2	VSS
J3	GPIO7
J4	GPIO10
J5	VSS
J6	VDD
J7	VDD
J8	VSS
J9	VSS
J10	VSS
J11	VDD_CPU
J12	VDD_CPU
J13	VDD_CPU
J14	VSS
J15	VSS
J16	VDD
J17	VSS
J18	VDD
J19	VSS
J20	VDD
J21	VDD
J22	VSS
J23	VSS
J24	MIPITX_L2N
J25	MIPITX_L2P

Table 2-23 Pin List Description (K)

Pin No.	Signal Name
K1	GMAC1_TXD3
K2	GMAC1_TXC
K3	GMAC1_RXDV
K4	GMAC1_TXD2
K5	GMAC1_TXEN
K6	VSS
K7	VDD
K8	VSS
K9	VSS
K10	VDD_CPU
K11	VSS
K12	VDD_CPU
K13	VDD_CPU
K14	VSS
K15	VSS
K16	VDD
K17	VSS
K18	VDD
K19	VSS
K20	VDD
K21	VDD
K22	VSS
K23	VDD_MIPITX
K24	MIPITX_L3N
K25	MIPITX_L3P

Table 2-24 Pin List Description (L)

Pin No.	Signal Name
L1	GMAC1_TXD0
L2	VSS
L3	GMAC1_RXD0
L4	VSS
L5	VSS
L6	VSS
L7	VDD
L8	VDD
L9	VSS
L10	VDD_CPU
L11	VSS
L12	VDD_CPU
L13	VDD_CPU
L14	VSS
L15	VSS
L16	VDD
L17	VDD
L18	VDD
L19	VSS
L20	VDD
L21	VSS
L22	VCC18A_MIPITX
L23	VSS
L24	MIPITX_L4N
L25	MIPITX_L4P

Table 2-25 Pin List Description (M)

Pin No.	Signal Name
M1	GMAC1_RXD1
M2	GMAC1_MDIO
M3	GMAC1_RXC
M4	GMAC1_TXD1
M5	VDD1825_GMAC1
M6	VSS
M7	VSS
M8	VDD
M9	VSS
M10	VDD_CPU
M11	VDD_CPU
M12	VDD_CPU
M13	VDD_CPU
M14	VSS
M15	VSS
M16	VSS
M17	VSS
M18	VDD
M19	VSS
M20	VSS
M21	VSS
M22	VSS
M23	GND09A_MIPIRX
M24	MIPIRX_DN5
M25	MIPIRX_DP5

Table 2-26 Pin List Description (N)

Pin No.	Signal Name
N1	GMAC1_MDC
N2	GMAC1_RXD3
N3	GMAC1_RXD2
N4	VDD1825_GMAC0
N5	VSS
N6	VSS
N7	VSS
N8	VDD
N9	VDD
N10	VSS
N11	VSS
N12	VSS
N13	VSS
N14	VDD
N15	VDD
N16	VDD
N17	VDD
N18	VDD
N19	VSS
N20	VSS
N21	VSS
N22	VCC18A_MIPIRX
N23	GND09A_MIPIRX
N24	MIPIRX_DN4
N25	MIPIRX_DP4

Table 2-27 Pin List Description (P)

Pin No.	Signal Name
P1	GMAC0_TXEN
P2	VSS
P3	GMAC0_RXD2
P4	VSS
P5	OTP_PENVDD2
P6	VSS18 OTP
P7	VDD18 OTP
P8	VSS
P9	VDD
P10	VDD
P11	VDD
P12	VDD
P13	VSS
P14	VDD
P15	VDD
P16	VSS
P17	VDD
P18	VSS
P19	VDDA18_TEMP
P20	VSS
P21	VSS
P22	VCC09A_MIPIRX
P23	GND09A_MIPIRX
P24	MIPIRX_DN3
P25	MIPIRX_DP3

Table 2-28 Pin List Description (R)

Pin No.	Signal Name
R1	GMAC0_TXD1
R2	GMAC0_TXC
R3	VSS
R4	GMAC0_RXD1
R5	VCCA18_PLL0
R6	VCCA18_PLL2
R7	VCCA18_PLL1
R8	VSS
R9	VDD
R10	VSS
R11	VSS
R12	VSS
R13	VSS
R14	VSS
R15	VSS
R16	VSS
R17	VSS
R18	VSS
R19	VSS18_TEMP
R20	ANA18_TEMP_VSS
R21	ANA18_TEMP_TEST1
R22	GND09A_MIPIRX
R23	GND09A_MIPIRX
R24	MIPIRX_DN2
R25	MIPIRX_DP2

Table 2-29 Pin List Description (T)

Pin No.	Signal Name
T1	GMAC0_RXDV
T2	GMAC0_RXC
T3	GMAC0_RXD3
T4	VSS
T5	VSS_PLL0
T6	VSS_PLL2
T7	VSS_PLL1
T8	VSS
T9	VDD_DDR
T10	VDD_DDR
T11	VSS
T12	VDDQ_DDR
T13	VDDQ_DDR
T14	VDDPLL_DDR
T15	VDDQ_DDR
T16	VDDQ_DDR
T17	VDDQ_DDR
T18	VSS
T19	VDD18_TEMP
T20	ANA18_TEMP_VCAL
T21	ANA18_TEMP_TEST0
T22	GPIO35
T23	GND09A_MIPIRX
T24	MIPIRX_DN1
T25	MIPIRX_DP1

Table 2-30 Pin List Description (U)

Pin No.	Signal Name
U1	VSS
U2	GMAC0_RXD2
U3	GMAC0_RXD0
U4	GMAC0_TXD0
U5	VDD_PLL0
U6	VDD_PLL2
U7	VDD_PLL1
U8	VSS
U9	VDD_DDR
U10	VDD_DDR
U11	VSS
U12	VDDQ_DDR
U13	VDDQ_DDR
U14	VDDQ_DDR
U15	VDDQ_DDR
U16	VDDQ_DDR
U17	VDDQ_DDR
U18	VSS
U19	VSS
U20	VDD1833_GPIO1
U21	GPIO34
U22	GPIO33
U23	GND09A_MIPIRX
U24	MIPIRX_DN0
U25	MIPIRX_DP0

Table 2-31 Pin List Description (V)

Pin No.	Signal Name
V1	RSTN
V2	GMAC0_MDC
V3	GMAC0_RXD3
V4	GMAC0_MDIO
V5	VSS_PLL0
V6	VSS_PLL2
V7	VSS_PLL1
V8	VSS
V9	VDD_DDR
V10	VDD_DDR
V11	VSS
V12	VDDQ_DDR
V13	VDDQ_DDR
V14	VDDQ_DDR
V15	VDDQ_DDR
V16	VDDQ_DDR
V17	VSS
V18	VSS
V19	VDD1833_GPIO1
V20	VSS
V21	GPIO32
V22	VSS
V23	GPIO28
V24	GND09A_MIPIRX
V25	GND09A_MIPIRX

Table 2-32 Pin List Description (W)

Pin No.	Signal Name
W1	TESTEN
W2	GPIO2
W3	VSS
W4	GPIO0
W5	GPIO1
W6	GPIO3
W7	VSS
W8	VDD_DDR
W9	VDD_DDR
W10	VSS
W11	VSS
W12	VSS
W13	VSS
W14	VDDQCK_DDR
W15	VSS
W16	VSS
W17	VSS
W18	VSS
W19	GPIO29
W20	GPIO31
W21	GPIO27
W22	GPIO24
W23	GPIO26
W24	GPIO21
W25	GPIO25

Table 2-33 Pin List Description (Y)

Pin No.	Signal Name
Y1	RTC_XIN
Y2	RTC_XOUT
Y3	VDD_RTC
Y4	VSS
Y5	VDD1833_AON
Y6	VSS
Y7	VDD_DDR
Y8	VDD_DDR
Y9	VSS
Y10	VSS
Y11	VSS
Y12	DDR_ADR[5]
Y13	DDR_BG[1]
Y14	VSS
Y15	DDR_PLL_REFOUT_N
Y16	DDR_CKE[1]
Y17	DDR_PLL_TESTOUT_P
Y18	VSS
Y19	VSS
Y20	GPIO30
Y21	GPIO22
Y22	VSS
Y23	GPIO23
Y24	VSS
Y25	DDR_DQ[3]

Table 2-34 Pin List Description (AA)

Pin No.	Signal Name
AA1	VSS_RTC
AA2	VSS18_OSC
AA3	VDD18_OSC
AA4	VSS
AA5	VSS
AA6	VSS
AA7	VDD_DDR
AA8	VSS
AA9	VSS
AA10	DDR_ADR[13]
AA11	DDR_ADR[6]
AA12	DDR_ADR[7]
AA13	DDR_BA[1]
AA14	DDR_CS_N[3]
AA15	DDR_PLL_REFOUT_P
AA16	VSS
AA17	DDR_PLL_TESTOUT_N
AA18	DDR_CKE[0]
AA19	VSS
AA20	VSS
AA21	DDR_DQ[9]
AA22	DDR_DQ[13]
AA23	DDR_DQ[7]
AA24	DDR_DQ[6]
AA25	DDR_DM_DBI_N[0]

Table 2-35 Pin List Description (AB)

Pin No.	Signal Name
AB1	OSC_XIN
AB2	OSC_XOUT
AB3	VSS
AB4	DDR_DQ[28]
AB5	DDR_DQ[31]
AB6	VSS
AB7	VSS
AB8	DDR_DQ[23]
AB9	DDR_DQ[20]
AB10	VSS
AB11	DDR_ADR[0]
AB12	DDR_ACT_N
AB13	VSS
AB14	DDR_RAS_N_ADR16
AB15	DDR_CAS_N_ADR15
AB16	DDR_BA[0]
AB17	DDR_CS_N[1]
AB18	DDR_RESET_N
AB19	VSS
AB20	DDR_DQ[12]
AB21	DDR_DQ[11]
AB22	VSS
AB23	DDR_DQ[2]
AB24	VSS
AB25	DDR_DQ[0]

Table 2-36 Pin List Description (AC)

Pin No.	Signal Name
AC1	VSS
AC2	VSS
AC3	DDR_DQ[29]
AC4	VSS
AC5	DDR_DQ[30]
AC6	VSS
AC7	DDR_DQ[22]
AC8	VSS
AC9	DDR_DQ[18]
AC10	DDR_ADR[12]
AC11	DDR_ADR[11]
AC12	DDR_ADR[8]
AC13	DDR_ADR[2]
AC14	DDR_ADR[1]
AC15	DDR_BG[0]
AC16	DDR_ATB1
AC17	VSS
AC18	DDR_CS_N[0]
AC19	DDR_ODT[0]
AC20	DDR_DQ[15]
AC21	VSS
AC22	DDR_DQ[10]
AC23	VSS
AC24	DDR_DQ[4]
AC25	DDR_DQ[1]

Table 2-37 Pin List Description (AD)

Pin No.	Signal Name
AD1	DDR_DM_DBI_N[3]
AD2	DDR_DQ[27]
AD3	DDR_DQ[25]
AD4	DDR_DQS_N[3]
AD5	VSS
AD6	DDR_DQ[21]
AD7	DDR_DQS_N[2]
AD8	DDR_DQ[19]
AD9	DDR_DQ[17]
AD10	VSS
AD11	DDR_ADR[10]
AD12	DDR_CK_P[1]
AD13	DDR_ADR[3]
AD14	VSS
AD15	DDR_CK_N[0]
AD16	DDR_ERR_N
AD17	DDR_ATB0
AD18	DDR_CS_N[2]
AD19	DDR_ODT[1]
AD20	DDR_DQ[14]
AD21	DDR_DQ[8]
AD22	DDR_DQS_P[1]
AD23	DDR_DQ[5]
AD24	DDR_DQS_N[0]
AD25	VSS

Table 2-38 Pin List Description (AE)

Pin No.	Signal Name
AE1	VSS
AE2	VSS
AE3	DDR_DQ[24]
AE4	DDR_DQS_P[3]
AE5	DDR_DQ[26]
AE6	DDR_DM_DBI_N[2]
AE7	DDR_DQS_P[2]
AE8	VSS
AE9	DDR_DQ[16]
AE10	DDR_ADR[9]
AE11	DDR_ADR[4]
AE12	DDR_CK_N[1]
AE13	VSS
AE14	DDR_PAR
AE15	DDR_CK_P[0]
AE16	VSS
AE17	DDR_WE_N_ADR14
AE18	VSS
AE19	DDR_CAL
AE20	DDR_DM_DBI_N[1]
AE21	VSS
AE22	DDR_DQS_N[1]
AE23	VSS
AE24	DDR_DQS_P[0]
AE25	VSS

2.7. GPIO

2.7.1. Overview

General Purpose Input/Output (GPIO) is a flexible and software-configurable digital signal. The GPIO ports are used to read and write high-level or low-level status information of the pins, and achieve certain functions indicated in the signals.

2.7.2. Feature

The GPIO of JH7110 has the following features.

- Support up to 64 GPIOs
- Individually programmable input/output pins, default to output at reset.
- Each GPIO has a dedicated control signal
- Support separate interrupt with a programmable type (level, edge) and polarity
- All pins with MUX with function pins



StarFive

2.7.3. GPIO Functions

JH7110 provides full multiplexing functions to significantly reduce GPIO pins and complexity.

2.7.3.1. Overview

2.7.3.2. Function Description

The following table lists the full multiplexing functions of the IO pins.



Important:

JH7110 GPIO supports full multiplexing. This means that a GPIO pin can be configured to any function listed from Function 1 to Function 2 in the following table.



Important:

Function 0 is the default function of an IO. The columns from Function 1 to Function 2 are just used to categorize example functions, you can configure any of the following function to an IO.

Table 2-39 GPIO Function Description

IOPAD	Function 0	Function 0 Description	Function 1	Function 1 Description	Function 2	Function 2 Description
GPIO0	SYS_GPIO0	The test reset input line for JTAG, Negative	LCD_CLK	LCD clock	DVP_CLK	DVP clock
GPIO1	SYS_GPIO1	The test clock input line for JTAG	LCD_VSYNC	LCD vertical synchronization	DVP_VSYNC	DVP vertical synchronization
GPIO2	SYS_GPIO2	The <i>Test Data Input (TDI)</i> line for JTAG certification	LCD_HSYNC	LCD horizontal synchronization	DVP_HSYNC	DVP horizontal synchronization
GPIO3	SYS_GPIO3	The <i>Test Data Output (TDO)</i> line for JTAG certification	LCD_DE	LCD <i>Data Enable (DE)</i> mode	DVP_DATA[0]	DVP data lane
GPIO4	SYS_GPIO4	The <i>Test Mode Selection (TMS)</i> line for JTAG certification	LCD_-DATAOUT[0]	LCD data output	DVP_DATA[1]	DVP data lane
GPIO5	SYS_GPIO5	The <i>Transmit Data (TXD)</i> line of UART	LCD_-DATAOUT[1]	LCD data output	DVP_DATA[2]	DVP data lane
GPIO6	SYS_GPIO6	The <i>Receive Data (RXD)</i> line of UART	LCD_-DATAOUT[2]	LCD data output	DVP_DATA[3]	DVP data lane
GPIO7	SYS_GPIO7	GPIO7	LCD_-DATAOUT[3]	LCD data output	DVP_DATA[4]	DVP data lane
GPIO8	SYS_GPIO8	GPIO8	LCD_-DATAOUT[4]	LCD data output	DVP_DATA[5]	DVP data lane
GPIO9	SYS_GPIO9	The test clock input line for JTAG on HIFI4 (Audio DSP)	LCD_-DATAOUT[5]	LCD data output	DVP_DATA[6]	DVP data lane
GPIO10	SYS_GPIO10	The <i>Test Data Input (TDI)</i> line for JTAG on HIFI4 (Audio DSP)	LCD_-DATAOUT[6]	LCD data output	DVP_DATA[7]	DVP data lane
GPIO11	SYS_GPIO11	The <i>Test Data Output (TDO)</i> line for JTAG on HIFI4 (Audio DSP)	LCD_-DATAOUT[7]	LCD data output	DVP_DATA[8]	DVP data lane
GPIO12	SYS_GPIO12	The <i>Test Mode Selection (TMS)</i> line for JTAG on HIFI4 (Audio DSP)	LCD_-DATAOUT[8]	LCD data output	DVP_DATA[9]	DVP data lane
GPIO13	SYS_GPIO13	The test reset input line for JTAG on HIFI4 (Audio DSP), Negative	LCD_-DATAOUT[9]	LCD data output	DVP_DATA[10]	DVP data lane
GPIO14	SYS_GPIO14	GPIO14	LCD_-DATAOUT[10]	LCD data output	DVP_DATA[11]	DVP data lane

Table 2-39 GPIO Function Description (continued)

IOPAD	Function 0	Function 0 Description	Function 1	Function 1 Description	Function 2	Function 2 Description
GPIO15	SYS_GPIO15	GPIO15	LCD_- DATAOUT[11]	LCD data output	DVP_CLK	DVP clock
GPIO16	SYS_GPIO16	GPIO16	LCD_- DATAOUT[12]	LCD data output	DVP_VSYNC	DVP vertical synchronization
GPIO17	SYS_GPIO17	GPIO17	LCD_- DATAOUT[13]	LCD data output	DVP_HSYNC	DVP horizontal synchronization
GPIO18	SYS_GPIO18	The <i>Transmit Data (TXD)</i> line of UART	LCD_- DATAOUT[14]	LCD data output	DVP_DATA[0]	DVP data lane
GPIO19	SYS_GPIO19	The <i>Receive Data (RXD)</i> line of UART	LCD_- DATAOUT[15]	LCD data output	DVP_DATA[1]	DVP data lane
GPIO20	SYS_GPIO20	GPIO20	LCD_- DATAOUT[16]	LCD data output	DVP_DATA[2]	DVP data lane
GPIO21	SYS_GPIO21	GPIO21	LCD_- DATAOUT[17]	LCD data output	DVP_DATA[3]	DVP data lane
GPIO22	SYS_GPIO22	GPIO22	LCD_- DATAOUT[18]	LCD data output	DVP_DATA[4]	DVP data lane
GPIO23	SYS_GPIO23	GPIO23	LCD_- DATAOUT[19]	LCD data output	DVP_DATA[5]	DVP data lane
GPIO24	SYS_GPIO24	GPIO24	LCD_- DATAOUT[20]	LCD data output	DVP_DATA[6]	DVP data lane
GPIO25	SYS_GPIO25	GPIO25	LCD_- DATAOUT[21]	LCD data output	DVP_DATA[7]	DVP data lane
GPIO26	SYS_GPIO26	GPIO26	LCD_- DATAOUT[22]	LCD data output	DVP_DATA[8]	DVP data lane
GPIO27	SYS_GPIO27	GPIO27	LCD_- DATAOUT[23]	LCD data output	DVP_DATA[9]	DVP data lane
GPIO28	SYS_GPIO28	GPIO28	NONE	Not defined	DVP_DATA[10]	DVP data lane
GPIO29	SYS_GPIO29	GPIO29	LCD_CLK	LCD clock	DVP_DATA[11]	DVP data lane
GPIO30	SYS_GPIO30	GPIO30	LCD_VSYNC	LCD vertical synchronization	DVP_CLK	DVP clock

Table 2-39 GPIO Function Description (continued)

IOPAD	Function 0	Function 0 Description	Function 1	Function 1 Description	Function 2	Function 2 Description
GPIO31	SYS_GPIO31	GPIO31	LCD_HSYNC	LCD horizontal synchronization	DVP_VSYNC	DVP vertical synchronization
GPIO32	SYS_GPIO32	GPIO32	LCD_DE	LCD <i>Data Enable (DE)</i> mode	DVP_HSYNC	DVP horizontal synchronization
GPIO33	SYS_GPIO33	GPIO33	LCD_- DATAOUT[0]	LCD data output	DVP_DATA[0]	DVP data lane
GPIO34	SYS_GPIO34	GPIO34	LCD_- DATAOUT[1]	LCD data output	DVP_DATA[1]	DVP data lane
GPIO35	SYS_GPIO35	The reset output line of WDT	LCD_- DATAOUT[2]	LCD data output	DVP_DATA[2]	DVP data lane
GPIO36	SYS_GPIO36	The SCL signal trace of I2C	LCD_- DATAOUT[3]	LCD data output	DVP_DATA[3]	DVP data lane
GPIO37	SYS_GPIO37	The SDA signal trace of I2C	LCD_- DATAOUT[4]	LCD data output	DVP_DATA[4]	DVP data lane
GPIO38	SYS_GPIO38	The SCL signal trace of I2C	LCD_- DATAOUT[5]	LCD data output	DVP_DATA[5]	DVP data lane
GPIO39	SYS_GPIO39	The SDA signal trace of I2C	LCD_- DATAOUT[6]	LCD data output	DVP_DATA[6]	DVP data lane
GPIO40	SYS_GPIO40	The <i>Receive Data (RXD)</i> line of UART	LCD_- DATAOUT[7]	LCD data output	DVP_DATA[7]	DVP data lane
GPIO41	SYS_GPIO41	The <i>Transmit Data (TXD)</i> line of UART	LCD_- DATAOUT[8]	LCD data output	DVP_DATA[8]	DVP data lane
GPIO42	SYS_GPIO42	The modem control <i>Request To Send (RTS)</i> output line of UART, Negative	LCD_- DATAOUT[9]	LCD data output	DVP_DATA[9]	DVP data lane
GPIO43	SYS_GPIO43	The <i>Clear To Send (CTS)</i> modem status of UART, Negative	LCD_- DATAOUT[10]	LCD data output	DVP_DATA[10]	DVP data lane
GPIO44	SYS_GPIO44	The <i>Receive Data (RXD)</i> line of UART	LCD_- DATAOUT[11]	LCD data output	DVP_DATA[11]	DVP data lane
GPIO45	SYS_GPIO45	The <i>Transmit Data (TXD)</i> line of UART	LCD_- DATAOUT[12]	LCD data output		

Table 2-39 GPIO Function Description (continued)

IOPAD	Function 0	Function 0 Description	Function 1	Function 1 Description	Function 2	Function 2 Description
GPIO46	SYS_GPIO46	The modem control <i>Request To Send (RTS)</i> output line of UART, Negative	LCD_-DATAOUT[13]	LCD data output		
GPIO47	SYS_GPIO47	The <i>Clear To Send (CTS)</i> modem status of UART, Negative	LCD_-DATAOUT[14]	LCD data output		
GPIO48	SYS_GPIO48	The chip select line of SPI, Negative	LCD_-DATAOUT[15]	LCD data output		
GPIO49	SYS_GPIO49	The series clock line of SPI	LCD_-DATAOUT[16]	LCD data output		
GPIO50	SYS_GPIO50	The <i>Receive Data (RXD)</i> line of SPI	LCD_-DATAOUT[17]	LCD data output		
GPIO51	SYS_GPIO51	The <i>Transmit Data (TXD)</i> line of SPI	LCD_-DATAOUT[18]	LCD data output		
GPIO52	SYS_GPIO52	The chip select line of SPI, Negative	LCD_-DATAOUT[19]	LCD data output		
GPIO53	SYS_GPIO53	The series clock line of SPI	LCD_-DATAOUT[20]	LCD data output		
GPIO54	SYS_GPIO54	The <i>Receive Data (RXD)</i> line of SPI	LCD_-DATAOUT[21]	LCD data output		
GPIO55	SYS_GPIO55	The <i>Transmit Data (TXD)</i> line of SPI	LCD_-DATAOUT[22]	LCD data output		
GPIO56	SYS_GPIO56	The chip select line of SPI, Negative	LCD_-DATAOUT[23]	LCD data output		
GPIO57	SYS_GPIO57	The series clock line of SPI				
GPIO58	SYS_GPIO58	The <i>Receive Data (RXD)</i> line of SPI				
GPIO59	SYS_GPIO59	The <i>Transmit Data (TXD)</i> line of SPI				
GPIO60	SYS_GPIO60	The chip select line of SPI, Negative				

Table 2-39 GPIO Function Description (continued)

IOPAD	Function 0	Function 0 Description	Function 1	Function 1 Description	Function 2	Function 2 Description
GPIO61	SYS_GPIO61	The series clock line of SPI				
GPIO62	SYS_GPIO62	The <i>Receive Data (RXD)</i> line of SPI				
GPIO63	SYS_GPIO63	The <i>Transmit Data (TXD)</i> line of SPI				

2.7.3.3. Full Multiplexing

JH7110 provides full address multiplexing so that SYS_GPIO from SYS_GPIO0 - SYS_GPIO63 in Function 0 can be configured to any of the following signals:

Table 2-40 Full Multiplexing

Signal	Description	Direction	Type	Connect
hifi4_jtag_tck	The TAP clock signal for JTAG on HIFI4	Input	GPIO/Clock	sys_iomux
hifi4_jtag_tdi	The TAP data input signal for JTAG on HIFI4	Input	GPIO	sys_iomux
hifi4_jtag_tdo	The TAP data output signal for JTAG on HIFI4	Output	GPIO	sys_iomux
hifi4_jtag_tms	The TAP mode switch signal for JTAG on HIFI4	Input	GPIO	sys_iomux
hifi4_jtag_trstn	The TAP reset negative signal for JTAG on HIFI4	Input	GPIO	sys_iomux
cdns_qspi_qspi_csn1	The chip select negative signal for QSPI	Output	GPIO	sys_iomux
uart0_rxd	The data receiving signal for UART0	Input	GPIO	sys_iomux
uart0_txd	The data transmission signal for UART0	Output	GPIO	sys_iomux
uart1_cts_n	The <i>Clear to Send (CTS)</i> negative signal for UART1	Input	GPIO	sys_iomux
uart1_rts_n	The <i>Require to Send (RTS)</i> negative signal for UART1	Output	GPIO	sys_iomux
uart1_rxd	The data receiving signal for UART1	Input	GPIO	sys_iomux
uart1_txd	The data transmission signal for UART1	Output	GPIO	sys_iomux
uart2_cts_n	The <i>Clear to Send (CTS)</i> negative signal for UART2	Input	GPIO	sys_iomux
uart2_rts_n	The <i>Require to Send (RTS)</i> negative signal for UART2	Output	GPIO	sys_iomux
uart2_rxd	The data transmission signal for UART2	Input	GPIO	sys_iomux
uart2_txd	The data transmission signal for UART2	Output	GPIO	sys_iomux
i2c0_i2c_scl	The clock signal for I2C0	Input/Output	GPIO	sys_iomux
i2c0_i2c_sda	The data transmission signal for I2C0	Input/Output	GPIO	sys_iomux
i2c1_i2c_scl	The clock signal for I2C1	Input/Output	GPIO	sys_iomux
i2c1_i2c_sda	The data transmission signal for I2C1	Input/Output	GPIO	sys_iomux
i2c2_i2c_scl	The clock signal for I2C2	Input/Output	GPIO	sys_iomux
i2c2_i2c_sda	The data transmission signal for I2C2	Input/Output	GPIO	sys_iomux

Table 2-40 Full Multiplexing (continued)

Signal	Description	Direction	Type	Connect
tdm_rx	The receiving signal for TDM	Input	GPIO	sys_iomux
tdm_sync	The synchronization signal for TDM	Input/Output	GPIO	sys_iomux
tdm_tx	The transmission signal for TDM	Output	GPIO	sys_iomux
pdm_4mic_dmic0_din	The data input signal for PDM DMIC0	Input	GPIO	sys_iomux
pdm_4mic_dmic1_din	The data input signal for PDM DMIC1	Input	GPIO	sys_iomux
pdm_4mic_dmic_clk	The clock signal for PDM DMIC	Output	GPIO	sys_iomux
uart3_rxd	The data receiving signal for UART3	Input	GPIO	sys_iomux
uart3_txd	The data transmission signal for UART3	Output	GPIO	sys_iomux
uart4_cts_n	The <i>Clear to Send (CTS)</i> negative signal for UART4	Input	GPIO	sys_iomux
uart4_rts_n	The <i>Require to Send (RTS)</i> negative signal for UART4	Output	GPIO	sys_iomux
uart4_rxd	The data receiving signal for UART3	Input	GPIO	sys_iomux
uart4_txd	The data transmission signal for UART4	Output	GPIO	sys_iomux
uart5_cts_n	The <i>Clear to Send (CTS)</i> negative signal for UART5	Input	GPIO	sys_iomux
uart5_rts_n	The <i>Require to Send (RTS)</i> negative signal for UART5	Output	GPIO	sys_iomux
uart5_rxd	The data receiving signal for UART5	Input	GPIO	sys_iomux
uart5_txd	The data transmission signal for UART5	Output	GPIO	sys_iomux
i2c3_scl	The clock signal for I2C3	Input/Output	GPIO	sys_iomux
i2c3_sda	The data transmission signal for I2C3	Input/Output	GPIO	sys_iomux
i2c4_scl	The clock signal for I2C4	Input/Output	GPIO	sys_iomux
i2c4_sda	The data transmission signal for I2C4	Input/Output	GPIO	sys_iomux
i2c5_scl	The clock signal for I2C5	Input/Output	GPIO	sys_iomux
i2c5_sda	The data transmission signal for I2C5	Input/Output	GPIO	sys_iomux
i2c6_scl	The clock signal for I2C6	Input/Output	GPIO	sys_iomux
i2c6_sda	The data transmission signal for I2C6	Input/Output	GPIO	sys_iomux

Table 2-40 Full Multiplexing (continued)

Signal	Description	Direction	Type	Connect
spi0_ssp_sclk	The clock signal for SPI0	Input/Output	GPIO	sys_iomux
spi0_ssp_csn	The chip select negative signal for SPI0	Input/Output	GPIO	sys_iomux
spi0_ssp_rxd	The data receiving signal for SPI0	Input	GPIO	sys_iomux
spi0_ssp_txd	The data transmission signal for SPI0	Output	GPIO	sys_iomux
spi1_ssp_sclk	The clock signal for SPI1	Input/Output	GPIO	sys_iomux
spi1_ssp_csn	The chip select negative signal for SPI1	Input/Output	GPIO	sys_iomux
spi1_ssp_rxd	The data receiving signal for SPI1	Input	GPIO	sys_iomux
spi1_ssp_txd	The data transmission signal for SPI1	Output	GPIO	sys_iomux
spi2_ssp_sclk	The clock signal for SPI2	Input/Output	GPIO	sys_iomux
spi2_ssp_csn	The chip select negative signal for SPI2	Input/Output	GPIO	sys_iomux
spi2_ssp_rxd	The data receiving signal for SPI2	Input	GPIO	sys_iomux
spi2_ssp_txd	The data transmission signal for SPI2	Output	GPIO	sys_iomux
spi3_ssp_sclk	The clock signal for SPI3	Input/Output	GPIO	sys_iomux
spi3_ssp_csn	The chip select negative signal for SPI3	Input/Output	GPIO	sys_iomux
spi3_ssp_rxd	The data receiving signal for SPI3	Input	GPIO	sys_iomux
spi3_ssp_txd	The data transmission signal for SPI3	Output	GPIO	sys_iomux
spi4_ssp_sclk	The clock signal for SPI4	Input/Output	GPIO	sys_iomux
spi4_ssp_csn	The chip select negative signal for SPI4	Input/Output	GPIO	sys_iomux
spi4_ssp_rxd	The data receiving signal for SPI4	Input	GPIO	sys_iomux
spi4_ssp_txd	The data transmission signal for SPI4	Output	GPIO	sys_iomux
spi5_ssp_sclk	The clock signal for SPI5	Input/Output	GPIO	sys_iomux
spi5_ssp_csn	The chip select negative signal for SPI5	Input/Output	GPIO	sys_iomux
spi5_ssp_rxd	The data receiving signal for SPI5	Input	GPIO	sys_iomux
spi5_ssp_txd	The data transmission signal for SPI5	Output	GPIO	sys_iomux

Table 2-40 Full Multiplexing (continued)

Signal	Description	Direction	Type	Connect
spi6_ssp_sclk	The clock signal for SPI6	Input/Output	GPIO	sys_iomux
spi6_ssp_csn	The chip select negative signal for SPI6	Input/Output	GPIO	sys_iomux
spi6_ssp_rxd	The data receiving signal for SPI6	Input	GPIO	sys_iomux
spi6_ssp_txd	The data transmission signal for SPI6	Output	GPIO	sys_iomux
pwm[0]	The PWM 0 signal	Output	GPIO	sys_iomux
pwm[1]	The PWM 1 signal	Output	GPIO	sys_iomux
pwm[2]	The PWM 2 signal	Output	GPIO	sys_iomux
pwm[3]	The PWM 3 signal	Output	GPIO	sys_iomux
pwm[4]	The PWM 4 signal	Output	GPIO	aon_iomux
pwm[5]	The PWM 5 signal	Output	GPIO	aon_iomux
pwm[6]	The PWM 6 signal	Output	GPIO	aon_iomux
pwm[7]	The PWM 7 signal	Output	GPIO	aon_iomux
sys_crg_clk_jtag_tck	The TAP clock signal for JTAG on System CRG clock	Input	GPIO	sys_iomux
clkrst_src_bypass_jtag_trstn	The TAP reset negative signal for JTAG on clock reset source bypass	Input	GPIO	sys_iomux
jtag_certification_tdi	The TAP data input signal for JTAG on Certification	Input	GPIO	sys_iomux
jtag_certification_tdo	The TAP data output signal for JTAG on Certification	Output	GPIO	sys_iomux
jtag_certification_tms	The TAP mode switch signal for JTAC on Certification	Input	GPIO	sys_iomux
sdio0_back_end_power	The back end power signal for SDIO0	Output	GPIO	sys_iomux
sdio0_card_int_n	The card initialization negative signal for SDIO0	Input	GPIO	sys_iomux
sdio0_card_power_en	The card power supply signal for SDIO0	Output	GPIO	sys_iomux
sdio0_card_write_prt	The card data write signal for SDIO0	Input	GPIO	sys_iomux
sdio0_card_RST_n	The card reset negative signal for SDIO0	Output	GPIO	sys_iomux
sdio0_ccmd_od_pullup_en_n	The pullup enable signal for SDIO0	Output	GPIO	sys_iomux
sdio0_card_detect_n	The card detect negative signal for SDIO0	Input	GPIO	sys_iomux

Table 2-40 Full Multiplexing (continued)

Signal	Description	Direction	Type	Connect
sdio1_back_end_power	The back end power signal for SDIO1	Output	GPIO	sys_iomux
sdio1_card_int_n	The card initialization negative signal for SDIO1	Input	GPIO	sys_iomux
sdio1_card_power_en	The card power supply signal for SDIO1	Output	GPIO	sys_iomux
sdio1_card_write_ptr	The card data write signal for SDIO1	Input	GPIO	sys_iomux
sdio1_clk	The clock signal for SDIO1	Output	GPIO	sys_iomux
sdio1_ccmd	The Command signal of SDIO1	Input/Output	GPIO	sys_iomux
sdio1_cdata[0]	The Data 0 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_cdata[1]	The Data 1 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_cdata[2]	The Data 2 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_cdata[3]	The Data 3 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_cdata[4]	The Data 4 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_cdata[5]	The Data 5 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_cdata[6]	The Data 6 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_cdata[7]	The Data 7 signal of SDIO0	Input/Output	GPIO	sys_iomux
sdio1_card_RST_n	The card reset signal of SDIO1	Output	GPIO	sys_iomux
sdio1_ccmd_od_pullup_en_n	The pullup enable signal for SDIO1	Output	GPIO	sys_iomux
sdio1_data_strobe	The data strobe signal for SDIO1	Input	GPIO	sys_iomux
sdio1_card_detect_n	The card detect signal for SDIO1	Input	GPIO	sys_iomux
sys_crg_ext_mclk	The external main clock signal for System CRG.	Input	GPIO	sys_iomux
sys_crg_mclk_out	The main clock output signal for System CRG.	Output	GPIO	sys_iomux
sys_crg_clk_gmac_phy	The GMAC PHY signal for System CRG.	Output	GPIO	sys_iomux
sys_crg_i2stx_bclk_mst	The bit clock master signal for I2S Transmission	Output	GPIO	sys_iomux
sys_crg_i2stx_lrck_mst	The left-right clock (frame clock) master signal for I2S Transmission	Output	GPIO	sys_iomux
sys_crg_i2srx_bclk_mst	The bit clock master signal for I2S Receiving	Output	GPIO	sys_iomux

Table 2-40 Full Multiplexing (continued)

Signal	Description	Direction	Type	Connect
sys_crg_i2srx_lrck_mst	The left-right clock (frame clock) master signal for I2S Receiving	Output	GPIO	sys_iomux
sys_crg_i2stx_bclk_slv	The bit clock slave signal for I2S Transmission	Input	GPIO	sys_iomux
sys_crg_i2stx_lrck_slv	The left-right clock (frame clock) slave signal for I2S Transmission	Input	GPIO	sys_iomux
sys_crg_i2srx_bclk_slv	The bit clock slave signal for I2S Receiving	Input	GPIO	sys_iomux
sys_crg_i2srx_lrck_slv	The left-right clock (frame clock) slave signal for I2S Receiving	Input	GPIO	sys_iomux
sys_crg_tdm_clk_slv	The TDM slave clock signal for System CRG	Input	GPIO	sys_iomux
sys_crg_tdm_clk_mst	The TDM master clock signal for System CRG	Output	GPIO	sys_iomux
aon_crg_clk_32k_out	The clock 32K output signal for AON CRG	Output	GPIO	aon_iomux
i2stx_4ch_sdo0	The Sound Output 0 for I2S	Output	GPIO	sys_iomux
i2stx_4ch_sdo1	The Sound Output 1 for I2S	Output	GPIO	sys_iomux
i2stx_4ch_sdo2	The Sound Output 2 for I2S	Output	GPIO	sys_iomux
i2stx_4ch_sdo3	The Sound Output 3 for I2S	Output	GPIO	sys_iomux
audio_i2srx_ext_sdin0	The Sound Input 0 for I2S	Input	GPIO	sys_iomux
audio_i2srx_ext_sdin1	The Sound Input 1 for I2S	Input	GPIO	sys_iomux
audio_i2srx_ext_sdin2	The Sound Input 2 for I2S	Input	GPIO	sys_iomux
sys_crg_clk_gclk0	The Global Clock 0 signal for System CRG	Output	GPIO	aon_iomux
sys_crg_clk_gclk1	The Global Clock 1 signal for System CRG	Output	GPIO	aon_iomux
sys_crg_clk_gclk2	The Global Clock 2 signal for System CRG	Output	GPIO	aon_iomux
spdif_spdif	The input signal for SPDIF	Input	GPIO	sys_iomux
spdif_spdifo	The output signal for SPDIF	Output	GPIO	sys_iomux
vout_hdmi_tx_cec_sda	The serial data CEC signal for HDMI Transmission	Input/Output	GPIO	sys_iomux
vout_hdmi_tx_ddc_scl	The serial clock DDC signal for HDMI Transmission	Input/Output	GPIO	sys_iomux
vout_hdmi_tx_ddc_sda	The serial data DDC signal for HDMI Transmission	Input/Output	GPIO	sys_iomux
vout_hdmi_tx_hdmitx_hpdi	The Hot Plug Detect (HPD) signal for HDMI Transmission	Input	GPIO	sys_iomux

Table 2-40 Full Multiplexing (continued)

Signal	Description	Direction	Type	Connect
usb_drive_vbus_io	The VBUS (power supply + cable) input/output signal for USB	Output	GPIO	sys_iomux
usb_overcurrent_n_io	The over-current input/output signal for USB	Input	GPIO	sys_iomux
u7mc_sft7110_tref	The Transmission Reference signal for U74 MC	Output	GPIO	sys_iomux
u7mc_sft7110_tdata[0]	The Transmission Data 0 signal for U74 MC	Output	GPIO	sys_iomux
u7mc_sft7110_tdata[1]	The Transmission Data 1 signal for U74 MC	Output	GPIO	sys_iomux
u7mc_sft7110_tdata[2]	The Transmission Data 2 signal for U74 MC	Output	GPIO	sys_iomux
u7mc_sft7110_tdata[3]	The Transmission Data 3 signal for U74 MC	Output	GPIO	sys_iomux
WAVE511_i_uart_rxsin	The UART receiving input signal for WAVE511	Input	GPIO	sys_iomux
WAVE511_o_uart_txsout	The UART transmission input signal for WAVE511	Output	GPIO	sys_iomux
GPIO_wakeup[3]	The GPIO Wakeup 3 signal	Input	GPIO	aon_iomux
GPIO_wakeup[2]	The GPIO Wakeup 2 signal	Input	GPIO	aon_iomux
GPIO_wakeup[1]	The GPIO Wakeup 1 signal	Input	GPIO	aon_iomux
GPIO_wakeup[0]	The GPIO Wakeup 0 signal	Input	GPIO	aon_iomux
can_ctrl0_can_txd	The data transmission signal for CAN Controller 0	Output	GPIO	sys_iomux
can_ctrl0_can_rxd	The data receiving signal for CAN Controller 0	Input	GPIO	sys_iomux
can_ctrl1_can_stby	The standby signal for CAN Controller 1	Output	GPIO	sys_iomux
can_ctrl1_can_txd	The data transmission signal for CAN Controller 1	Output	GPIO	sys_iomux
can_ctrl1_can_rxd	The data receiving signal for CAN Controller 1	Input	GPIO	sys_iomux
can_ctrl1_can_stby	The standby signal for CAN Controller 1	Output	GPIO	sys_iomux
can_ctrl0_tst_sample_point	The test sample point for CAN Controller 0	Output	GPIO	sys_iomux
can_ctrl0_tst_next_bit	The test next point for CAN Controller 0	Output	GPIO	sys_iomux
can_ctrl1_tst_sample_point	The test sample point for CAN Controller 1	Output	GPIO	sys_iomux
can_ctrl1_tst_next_bit	The test next point for CAN Controller 1	Output	GPIO	sys_iomux
dskit_wdt_RSTOUT	The reset output signal for WDT	Output	GPIO	sys_iomux

2.7.3.4. Function 2

Function 2 is mainly for *Digital Video Port (DVP)*.

The following table lists the function description for Function 2.

Table 2-41 GPIO Function 2 Description

Function 2	Description
DVP_CLK	DVP clock
DVP_VSYNC	DVP vertical synchronization
DVP_HSYNC	DVP horizontal synchronization
DVP_DATA[0]	DVP data lane
DVP_DATA[1]	DVP data lane
DVP_DATA[2]	DVP data lane
DVP_DATA[3]	DVP data lane
DVP_DATA[4]	DVP data lane
DVP_DATA[5]	DVP data lane
DVP_DATA[6]	DVP data lane
DVP_DATA[7]	DVP data lane
DVP_DATA[8]	DVP data lane
DVP_DATA[9]	DVP data lane
DVP_DATA[10]	DVP data lane
DVP_DATA[11]	DVP data lane
DVP_CLK	DVP clock
DVP_VSYNC	DVP vertical synchronization
DVP_HSYNC	DVP horizontal synchronization
DVP_DATA[0]	DVP data lane
DVP_DATA[1]	DVP data lane
DVP_DATA[2]	DVP data lane

Table 2-41 GPIO Function 2 Description (continued)

Function 2	Description
DVP_DATA[3]	DVP data lane
DVP_DATA[4]	DVP data lane
DVP_DATA[5]	DVP data lane
DVP_DATA[6]	DVP data lane
DVP_DATA[7]	DVP data lane
DVP_DATA[8]	DVP data lane
DVP_DATA[9]	DVP data lane
DVP_DATA[10]	DVP data lane
DVP_DATA[11]	DVP data lane
DVP_CLK	DVP clock
DVP_VSYNC	DVP vertical synchronization
DVP_HSYNC	DVP horizontal synchronization
DVP_DATA[0]	DVP data lane
DVP_DATA[1]	DVP data lane
DVP_DATA[2]	DVP data lane
DVP_DATA[3]	DVP data lane
DVP_DATA[4]	DVP data lane
DVP_DATA[5]	DVP data lane
DVP_DATA[6]	DVP data lane
DVP_DATA[7]	DVP data lane
DVP_DATA[8]	DVP data lane
DVP_DATA[9]	DVP data lane
DVP_DATA[10]	DVP data lane
DVP_DATA[11]	DVP data lane

2.7.3.5. Function 3

Function 3 is mainly for test and debug.

The following table lists the function description for Function 3.

Table 2-42 GPIO Function 3 Description

Function 3	Description
USB.DTO	USD data test output
PCIE.TESTO	PCIe test output
PCIE.TESTO	PCIe test output
PLL0_TESTOUT	PLL test output
PLL1_TESTOUT	PLL test output
PLL2_TESTOUT	PLL test output
HDMI_TX_DEBUG_CLK_OUT	HDMI transceiver debug clock output
MIPITX_DPHY_AD_CDTX_DBGCLK_OUT	MIPI transceiver debug clock output
NONE	Not defined

2.7.4. GPIO Input Signals

The StarFive JH7110 Datasheet has listed the fundamental GPIO multiplexing descriptions, besides this, the following table lists the complete GPIO input signals.

Signal	Direction	Type	Connect
u0_hifi4.jtag_tck	Input	GPIO/clock	u0_sys_iomux:FullMux
u0_hifi4.jtag_tdi	Input	GPIO	u0_sys_iomux:FullMux
u0_hifi4.jtag_tms	Input	GPIO	u0_sys_iomux:FullMux
u0_hifi4.jtag_trstn	Input	GPIO	u0_sys_iomux:FullMux
u0_dw_uart uart_rxd	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_uart uart_cts_n	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_uart uart_rxd	Input	GPIO	u0_sys_iomux:FullMux
u2_dw_uart uart_cts_n	Input	GPIO	u0_sys_iomux:FullMux
u2_dw_uart uart_rxd	Input	GPIO	u0_sys_iomux:FullMux
u0_tdm16slot.tdm_rx	Input	GPIO	u0_sys_iomux:FullMux
u0_pdm_4mic.dmic0_din	Input	GPIO	u0_sys_iomux:FullMux
u0_pdm_4mic.dmic1_din	Input	GPIO	u0_sys_iomux:FullMux
u3_dw_uart uart_rxd	Input	GPIO	u0_sys_iomux:FullMux
u4_dw_uart uart_cts_n	Input	GPIO	u0_sys_iomux:FullMux
u4_dw_uart uart_rxd	Input	GPIO	u0_sys_iomux:FullMux
u5_dw_uart uart_cts_n	Input	GPIO	u0_sys_iomux:FullMux
u5_dw_uart uart_rxd	Input	GPIO	u0_sys_iomux:FullMux
u0_ssp_spi.ssp_rxd	Input	GPIO	u0_sys_iomux:FullMux
u1_ssp_spi.ssp_rxd	Input	GPIO	u0_sys_iomux:FullMux
u2_ssp_spi.ssp_rxd	Input	GPIO	u0_sys_iomux:FullMux
u3_ssp_spi.ssp_rxd	Input	GPIO	u0_sys_iomux:FullMux
u4_ssp_spi.ssp_rxd	Input	GPIO	u0_sys_iomux:FullMux
u5_ssp_spi.ssp_rxd	Input	GPIO	u0_sys_iomux:FullMux
u6_ssp_spi.ssp_rxd	Input	GPIO	u0_sys_iomux:FullMux
u0_sys_crg.clk_jtag_tck	Input	GPIO	u0_sys_iomux:FullMux
u0_clkrst_src_bypass.jtag_trstn	Input	GPIO	u0_sys_iomux:FullMux
u0_jtag_certification.tdi	Input	GPIO	u0_sys_iomux:FullMux
u0_jtag_certification.tms	Input	GPIO	u0_sys_iomux:FullMux
u0_dw_sdio.card_int_n	Input	GPIO	u0_sys_iomux:FullMux
u0_dw_sdio.card_write_prt	Input	GPIO	u0_sys_iomux:FullMux
u0_dw_sdio.card_detect_n	Input	GPIO	u0_sys_iomux:FullMux

Signal	Direction	Type	Connect
u1_dw_sdio.card_int_n	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.card_write_prt	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.data_strobe	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.card_detect_n	Input	GPIO	u0_sys_iomux:FullMux
u0_sys_crg.ext_mclk	Input	GPIO	u0_sys_iomux:FullMux
u0_sys_crg.i2stx_bclk_slv	Input	GPIO	u0_sys_iomux:FullMux
u0_sys_crg.i2stx_lrck_slv	Input	GPIO	u0_sys_iomux:FullMux
u0_sys_crg.i2srx_bclk_slv	Input	GPIO	u0_sys_iomux:FullMux
u0_sys_crg.i2srx_lrck_slv	Input	GPIO	u0_sys_iomux:FullMux
u0_sys_crg.tdm_clk_slv	Input	GPIO	u0_sys_iomux:FullMux
u0_saif_audio_sdin_mux.i2srx_ext_sdin0	Input	GPIO	u0_sys_iomux:FullMux
u0_saif_audio_sdin_mux.i2srx_ext_sdin1	Input	GPIO	u0_sys_iomux:FullMux
u0_saif_audio_sdin_mux.i2srx_ext_sdin2	Input	GPIO	u0_sys_iomux:FullMux
u0_cdns_spdif.spdif	Input	GPIO	u0_sys_iomux:FullMux
u0_dom_vout_top.u0_hdmi_tx_hdmitx_hpd	Input	GPIO	u0_sys_iomux:FullMux
u0_cdn_usb.overcurrent_n_io	Input	GPIO	u0_sys_iomux:FullMux
u0_WAVE511.i_uart_rxsin	Input	GPIO	u0_sys_iomux:FullMux
u0_can_ctrl.can_rxd	Input	GPIO	u0_sys_iomux:FullMux
u1_can_ctrl.can_rxd	Input	GPIO	u0_sys_iomux:FullMux
u0_dw_i2c.i2c_scl	Input	GPIO	u0_sys_iomux:FullMux
u0_dw_i2c.i2c_sda	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_i2c.i2c_scl	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_i2c.i2c_sda	Input	GPIO	u0_sys_iomux:FullMux
u2_dw_i2c.i2c_scl	Input	GPIO	u0_sys_iomux:FullMux
u2_dw_i2c.i2c_sda	Input	GPIO	u0_sys_iomux:FullMux
u0_tdm16slot.tdm_sync	Input	GPIO	u0_sys_iomux:FullMux
u3_dw_i2c.i2c_scl	Input	GPIO	u0_sys_iomux:FullMux
u3_dw_i2c.i2c_sda	Input	GPIO	u0_sys_iomux:FullMux
u4_dw_i2c.i2c_scl	Input	GPIO	u0_sys_iomux:FullMux
u4_dw_i2c.i2c_sda	Input	GPIO	u0_sys_iomux:FullMux
u5_dw_i2c.i2c_scl	Input	GPIO	u0_sys_iomux:FullMux
u5_dw_i2c.i2c_sda	Input	GPIO	u0_sys_iomux:FullMux

Signal	Direction	Type	Connect
u6_dw_i2c.i2c_scl	Input	GPIO	u0_sys_iomux:FullMux
u6_dw_i2c.i2c_sda	Input	GPIO	u0_sys_iomux:FullMux
u0_ssp_spi.ssp_sclk	Input	GPIO	u0_sys_iomux:FullMux
u0_ssp_spi.ssp_csn	Input	GPIO	u0_sys_iomux:FullMux
u1_ssp_spi.ssp_sclk	Input	GPIO	u0_sys_iomux:FullMux
u1_ssp_spi.ssp_csn	Input	GPIO	u0_sys_iomux:FullMux
u2_ssp_spi.ssp_sclk	Input	GPIO	u0_sys_iomux:FullMux
u2_ssp_spi.ssp_csn	Input	GPIO	u0_sys_iomux:FullMux
u3_ssp_spi.ssp_sclk	Input	GPIO	u0_sys_iomux:FullMux
u3_ssp_spi.ssp_csn	Input	GPIO	u0_sys_iomux:FullMux
u4_ssp_spi.ssp_sclk	Input	GPIO	u0_sys_iomux:FullMux
u4_ssp_spi.ssp_csn	Input	GPIO	u0_sys_iomux:FullMux
u5_ssp_spi.ssp_sclk	Input	GPIO	u0_sys_iomux:FullMux
u5_ssp_spi.ssp_csn	Input	GPIO	u0_sys_iomux:FullMux
u6_ssp_spi.ssp_sclk	Input	GPIO	u0_sys_iomux:FullMux
u6_ssp_spi.ssp_csn	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_ccmd	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[0]	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[1]	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[2]	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[3]	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[4]	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[5]	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[6]	Input	GPIO	u0_sys_iomux:FullMux
u1_dw_sdio.sdio_cdata[7]	Input	GPIO	u0_sys_iomux:FullMux
u0_dom_vout_top.u0_hdmi_tx_-cec_sda	Input	GPIO	u0_sys_iomux:FullMux
u0_dom_vout_top.u0_hdmi_tx_d-dc_scl	Input	GPIO	u0_sys_iomux:FullMux
u0_dom_vout_top.u0_hdmi_tx_d-dc_sda	Input	GPIO	u0_sys_iomux:FullMux
u0_pmu_io_event_stub.GPIO_-wakeup[3]	Input	GPIO	u0_aon_iomux:FullMux
u0_pmu_io_event_stub.GPIO_-wakeup[2]	Input	GPIO	u0_aon_iomux:FullMux
u0_pmu_io_event_stub.GPIO_-wakeup[1]	Input	GPIO	u0_aon_iomux:FullMux

Signal	Direction	Type	Connect
u0_pmu_io_event_stub.GPIO_wakeup[0]	Input	GPIO	u0_aon_iomux:FullMux

2.7.5. GPIO Output Signals

The StarFive JH7110 Datasheet has listed the fundamental GPIO multiplexing descriptions, besides this, the following tables list the complete GPIO input signals.

Table 2-44 GPIO OEN List for u0_sys_iomux_fmux

Value	Output	OEN
0	1'd0	1'd0
1	1'd1	1'd1
2	u0_WAVE511_o_uart_txsout	u0_dom_vout_top_u0_hdmi_tx_pin_cec_sda_oen
3	u0_can_ctrl_stby	u0_dom_vout_top_u0_hdmi_tx_pin_ddc_scl_oen
4	u0_can_ctrl_tst_next_bit	u0_dom_vout_top_u0_hdmi_tx_pin_ddc_sda_oen
5	u0_can_ctrl_tst_sample_point	u0_dw_i2c_ic_clk_oe
6	u0_can_ctrl_txd	u0_dw_i2c_ic_data_oe
7	u0_cdn_usb_drive_vbus_io	u0_hifi4_JTDOEn
8	u0_cdns_qspi_csn1	u0_jtag_certification_tdo_oe
9	u0_cdns_spdif_spdif0	u0_pwm_8ch_ptc_oe_n[0]
10	u0_dom_vout_top_u0_hdmi_tx_pin_cec_sda_out	u0_pwm_8ch_ptc_oe_n[1]
11	u0_dom_vout_top_u0_hdmi_tx_pin_ddc_scl_out	u0_pwm_8ch_ptc_oe_n[2]
12	u0_dom_vout_top_u0_hdmi_tx_pin_ddc_sda_out	u0_pwm_8ch_ptc_oe_n[3]
13	u0_dskit_wdt_WDOGRES	u0_ssp_spi_nSSPCTLOE
14	u0_dw_i2c_ic_clk_out_a	u0_ssp_spi_nSSPOE
15	u0_dw_i2c_ic_data_out_a	u0_tdm16slot_nPCM_SYNCOE
16	u0_dw_sdio_back_end_power	u0_tdm16slot_nPCM_TXDOE
17	u0_dw_sdio_card_power_en	u1_dw_i2c_ic_clk_oe
18	u0_dw_sdio_ccmd_od_pullup_en_n	u1_dw_i2c_ic_data_oe
19	u0_dw_sdio_RST_n	u1_dw_sdio_ccmd_out_en
20	u0_dw_uart_sout	u1_dw_sdio_cdata_out_en[0]
21	u0_hifi4_JTDO	u1_dw_sdio_cdata_out_en[1]
22	u0_jtag_certification_tdo	u1_dw_sdio_cdata_out_en[2]
23	u0_pdm_4mic_dmic_mclk	u1_dw_sdio_cdata_out_en[3]
24	u0_pwm_8ch_ptc_pwm[0]	u1_dw_sdio_cdata_out_en[4]
25	u0_pwm_8ch_ptc_pwm[1]	u1_dw_sdio_cdata_out_en[5]
26	u0_pwm_8ch_ptc_pwm[2]	u1_dw_sdio_cdata_out_en[6]

Table 2-44 GPIO OEN List for u0_sys_iomux_fmux (continued)

Value	Output	OEN
27	u0_pwm_8ch_ptc_pwm[3]	u1_dw_sdio_cdata_out_en[7]
28	u0_pwmdac_pwmdac_left_output	u1_ssp_spi_nSSPCTLOE
29	u0_pwmdac_pwmdac_right_output	u1_ssp_spi_nSSPOE
30	u0_ssp_spi_SSPCLKOUT	u2_dw_i2c_ic_clk_oe
31	u0_ssp_spi_SSPFSSOUT	u2_dw_i2c_ic_data_oe
32	u0_ssp_spi_SSPTXD	u2_ssp_spi_nSSPCTLOE
33	u0_sys_crg_clk_gmac_phy	u2_ssp_spi_nSSPOE
34	u0_sys_crg_i2srx_bclk_mst	u3_dw_i2c_ic_clk_oe
35	u0_sys_crg_i2srx_lrck_mst	u3_dw_i2c_ic_data_oe
36	u0_sys_crg_i2stx_bclk_mst	u3_ssp_spi_nSSPCTLOE
37	u0_sys_crg_i2stx_lrck_mst	u3_ssp_spi_nSSPOE
38	u0_sys_crg_mcclk_out	u4_dw_i2c_ic_clk_oe
39	u0_sys_crg_tdm_clk_mst	u4_dw_i2c_ic_data_oe
40	u0_tdm16slot_PCM_SYNCOUT	u4_ssp_spi_nSSPCTLOE
41	u0_tdm16slot_PCM_TXD	u4_ssp_spi_nSSPOE
42	u0_u7mc_sft7110_trace_com_pib_tdata[0]	u5_dw_i2c_ic_clk_oe
43	u0_u7mc_sft7110_trace_com_pib_tdata[1]	u5_dw_i2c_ic_data_oe
44	u0_u7mc_sft7110_trace_com_pib_tdata[2]	u5_ssp_spi_nSSPCTLOE
45	u0_u7mc_sft7110_trace_com_pib_tdata[3]	u5_ssp_spi_nSSPOE
46	u0_u7mc_sft7110_trace_com_pib_tref	u6_dw_i2c_ic_clk_oe
47	u1_can_ctrl_stby	u6_dw_i2c_ic_data_oe
48	u1_can_ctrl_tst_next_bit	u6_ssp_spi_nSSPCTLOE
49	u1_can_ctrl_tst_sample_point	u6_ssp_spi_nSSPOE
50	u1_can_ctrl_txd	
51	u1_dw_i2c_ic_clk_out_a	
52	u1_dw_i2c_ic_data_out_a	
53	u1_dw_sdio_back_end_power	
54	u1_dw_sdio_card_power_en	
55	u1_dw_sdio_cclk_out	
56	u1_dw_sdio_ccmd_od_pullup_en_n	
57	u1_dw_sdio_ccmd_out	
58	u1_dw_sdio_cdata_out[0]	
59	u1_dw_sdio_cdata_out[1]	
60	u1_dw_sdio_cdata_out[2]	

Table 2-44 GPIO OEN List for u0_sys_iomux_fmux (continued)

Value	Output	OEN
61	u1_dw_sdio_cdata_out[3]	
62	u1_dw_sdio_cdata_out[4]	
63	u1_dw_sdio_cdata_out[5]	
64	u1_dw_sdio_cdata_out[6]	
65	u1_dw_sdio_cdata_out[7]	
66	u1_dw_sdio_rst_n	
67	u1_dw_uart_rts_n	
68	u1_dw_uart_sout	
69	u1_i2stx_4ch_sdo0	
70	u1_i2stx_4ch_sdo1	
71	u1_i2stx_4ch_sdo2	
72	u1_i2stx_4ch_sdo3	
73	u1_ssp_spi_SSPCLKOUT	
74	u1_ssp_spi_SSPFSSOUT	
75	u1_ssp_spi_SSPTXD	
76	u2_dw_i2c_ic_clk_out_a	
77	u2_dw_i2c_ic_data_out_a	
78	u2_dw_uart_rts_n	
79	u2_dw_uart_sout	
80	u2_ssp_spi_SSPCLKOUT	
81	u2_ssp_spi_SSPFSSOUT	
82	u2_ssp_spi_SSPTXD	
83	u3_dw_i2c_ic_clk_out_a	
84	u3_dw_i2c_ic_data_out_a	
85	u3_dw_uart_sout	
86	u3_ssp_spi_SSPCLKOUT	
87	u3_ssp_spi_SSPFSSOUT	
88	u3_ssp_spi_SSPTXD	
89	u4_dw_i2c_ic_clk_out_a	
90	u4_dw_i2c_ic_data_out_a	
91	u4_dw_uart_rts_n	
92	u4_dw_uart_sout	
93	u4_ssp_spi_SSPCLKOUT	
94	u4_ssp_spi_SSPFSSOUT	

Table 2-44 GPIO OEN List for u0_sys_iomux_fmux (continued)

Value	Output	OEN
95	u4_ssp_spi_SSPTXD	
96	u5_dw_i2c_ic_clk_out_a	
97	u5_dw_i2c_ic_data_out_a	
98	u5_dw_uart_rts_n	
99	u5_dw_uart_sout	
100	u5_ssp_spi_SSPCLKOUT	
101	u5_ssp_spi_SSPFSSOUT	
102	u5_ssp_spi_SSPTXD	
103	u6_dw_i2c_ic_clk_out_a	
104	u6_dw_i2c_ic_data_out_a	
105	u6_ssp_spi_SSPCLKOUT	
106	u6_ssp_spi_SSPFSSOUT	
107	u6_ssp_spi_SSPTXD	

Table 2-45 GPIO OEN List for u0_aon_iomux_fmux

Value	Output	OEN
0	1'd0	1'd0
1	1'd1	1'd1
2	u0_aon_crg_clk_32k_out	u0_pwm_8ch_ptc_oe_n[4]
3	u0_pwm_8ch_ptc_pwm[4]	u0_pwm_8ch_ptc_oe_n[5]
4	u0_pwm_8ch_ptc_pwm[5]	u0_pwm_8ch_ptc_oe_n[6]
5	u0_pwm_8ch_ptc_pwm[6]	u0_pwm_8ch_ptc_oe_n[7]
6	u0_pwm_8ch_ptc_pwm[7]	
7	u0_sys_crg_clk_gclk0	
8	u0_sys_crg_clk_gclk1	
9	u0_sys_crg_clk_gclk2	

2.7.6. GPIO Voltage Selection Registers

JH7110 GPIO supports to select voltage between 1.8 V and 3.3 V.

You can use the following registers to set voltage.

SYS_SYSCONSAIF__SYSCFG_12**Table 2-46 SYS_SYSCONSAIF__SYSCFG_12 Register Description**

Offset	16'h0			
Access	RW			
Bit	Name	Access	Default	Description
[31]	Reserved		0	Reserved
[3:0]	SYSCFG_gpio_sel18_cfg	WR	0x0	<p>Set the GPIO voltage of all the 4 GPIO groups in this field:</p> <ul style="list-style-type: none"> • Bit 0 = 0 : GPIO Group 0 (GPIO21-35) voltage select 3.3 V • Bit 0 = 1 : GPIO Group 0 (GPIO21-35) voltage select 1.8 V • Bit 1 = 0 : GPIO Group 1 (GPIO36-63) voltage select 3.3 V • Bit 1 = 1 : GPIO Group 1 (GPIO36-63) voltage select 1.38V • Bit 2 = 0 : GPIO Group 2 (GPIO0-6) voltage select 3.3 V • Bit 2 = 1: GPIO Group 2 (GPIO0-6) voltage select 1.8 V • Bit 3 = 0 : GPIO Group 3 (GPIO7-20) voltage select 3.3 V • Bit 3 = 1 : GPIO Group 3 (GPIO7-20) voltage select 1.8 V
[31:4]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF__SYSCFG_596**Table 2-47 SYS_IOMUX_CFG_SAIF__SYSCFG_596 Register Description**

Offset	0x254			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_RXD0_-syscon	WR	0x2	<ul style="list-style-type: none"> • [1:0] = 0 : GMAC1 IO voltage select 3.3 V • [1:0] = 1: GMAC1 IO voltage select 2.5 V • [1:0] = 2: GMAC1 IO voltage select 1.8 V
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG__SAIF__SYSCFG_96**Table 2-48 AON_IOMUX_CFG__SAIF__SYSCFG_96 Register Description**

Offset	0x60			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_RXD0_-syscon	WR	0x2	<ul style="list-style-type: none"> [1:0] = 0 : GMAC0 IO voltage select 3.3 V [1:0] = 1: GMAC0 IO voltage select 2.5 V [1:0] = 2: GMAC0 IO voltage select 1.8 V
[2:31]	Reserved	None	0x0	Reserved

2.7.7. GPIO Voltage Selection IOs

JH7110 GPIO supports to select voltage between 1.8 V and 3.3 V.

You can use the following IOs to set voltage.

Table 2-49 GPIO Voltage Selection IOs

IO Signal	Description	Options
PAD_SD_SEL	Select voltage for SDIO0	<p>The following values are available:</p> <ul style="list-style-type: none"> 0: 3.3 V 1: 1.8 V
PAD_QSPI_SEL	Select voltage for QSPI	<p>The following values are available:</p> <ul style="list-style-type: none"> 0: 3.3 V 1: 1.8 V

2.8. System Control Registers**2.8.1. SYS CRG**

The JH7110 system provides the following SYS CRM system control registers.

clk_cpu_root**Table 2-50 clk_cpu_root Register Description**

Offset	16'h0		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved

Table 2-50 clk_cpu_root Register Description (continued)

Offset	16'h0		
Access	RW		
Bit	Name	Default	Description
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_osc• clk_pll0
[0:23]	Reserved	0	Reserved

clk_cpu_core**Table 2-51 clk_cpu_core Register Description**

Offset	16'h4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd1	Clock divider coefficient: <ul style="list-style-type: none">• Max: 7• Default: 1• Min: 1• Typical: 1

clk_cpu_bus**Table 2-52 clk_cpu_bus Register Description**

Offset	16'h8		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none">• Max: 2• Default: 2

Table 2-52 clk_cpu_bus Register Description (continued)

Offset	16'h8		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Min: 2 • Typical: 2

clk_gpu_root**Table 2-53 clk_gpu_root Register Description**

Offset	16'hc		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_pll2 • clk_pll1
[0:23]	Reserved	0	Reserved

clk_perh_root**Table 2-54 clk_perh_root Register Description**

Offset	16'h10		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_pll0 • clk_pll2
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_bus_root**Table 2-55 clk_bus_root Register Description**

Offset	16'h14		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_osc• clk_pll2
[0:23]	Reserved	0	Reserved

clk_nocstg_bus**Table 2-56 clk_nocstg_bus Register Description**

Offset	16'h18		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd3	Clock divider coefficient: <ul style="list-style-type: none">• Max: 3• Default: 3• Min: 3• Typical: 3

clk_axi_cfg0**Table 2-57 clk_axi_cfg0 Register Description**

Offset	16'h1c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd3	Clock divider coefficient: <ul style="list-style-type: none">• Max: 3• Default: 3

Table 2-57 clk_axi_cfg0 Register Description (continued)

Offset	16'h1c		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Min: 3 • Typical: 3

clk_stg_axiahb**Table 2-58 clk_stg_axiahb Register Description**

Offset	16'h20		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_ahb0**Table 2-59 clk_ahb0 Register Description**

Offset	16'h24		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_ahb1**Table 2-60 clk_ahb1 Register Description**

Offset	16'h28		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_apb_bus_func**Table 2-61 clk_apb_bus_func Register Description**

Offset	16'h2c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd4	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 8 • Default: 4 • Min: 4 • Typical: 4

clk_apb0**Table 2-62 clk_apb0 Register Description**

Offset	16'h30		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_pll0_div2**Table 2-63 clk_pll0_div2 Register Description**

Offset	16'h34		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_pll1_div2**Table 2-64 clk_pll1_div2 Register Description**

Offset	16'h38		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_pll2_div2**Table 2-65 clk_pll2_div2 Register Description**

Offset	16'h3c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient:

Table 2-65 clk_pll2_div2 Register Description (continued)

Offset	16'h3c		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_audio_root**Table 2-66 clk_audio_root Register Description**

Offset	16'h40		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 8 • Default: 2 • Min: 2 • Typical: 2

clk_mclk_inner**Table 2-67 clk_mclk_inner Register Description**

Offset	16'h44		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd12	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 64 • Default: 12 • Min: 12 • Typical: 12

clk_mclk**Table 2-68 clk_mclk Register Description**

Offset	16'h48		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_mclk_inner• clk_mclk_ext
[0:23]	Reserved	0	Reserved

mclk_out**Table 2-69 mclk_out Register Description**

Offset	16'h4c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none">• 1: Clock enable• 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_isp_2x**Table 2-70 clk_isp_2x Register Description**

Offset	16'h50		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_pll2• clk_pll1
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none">• Max: 8• Default: 2

Table 2-70 clk_isp_2x Register Description (continued)

Offset	16'h50		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Min: 2 • Typical: 2

clk_isp_axi**Table 2-71 clk_isp_axi Register Description**

Offset	16'h54		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 4 • Default: 2 • Min: 2 • Typical: 2

clk_gclk0**Table 2-72 clk_gclk0 Register Description**

Offset	16'h58		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd20	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 62 • Default: 20 • Min: 16 • Typical: 20

clk_gclk1**Table 2-73 clk_gclk1 Register Description**

Offset	16'h5c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd16	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 62 • Default: 16 • Min: 16 • Typical: 16

clk_gclk2**Table 2-74 clk_gclk2 Register Description**

Offset	16'h60		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd12	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 62 • Default: 12 • Min: 12 • Typical: 12

clk_u0_u7mc_sft7110_core_clk**Table 2-75 clk_u0_u7mc_sft7110_core_clk Register Description**

Offset	16'h64		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_core_clk1**Table 2-76 clk_u0_u7mc_sft7110_core_clk1 Register Description**

Offset	16'h68		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_core_clk2**Table 2-77 clk_u0_u7mc_sft7110_core_clk2 Register Description**

Offset	16'h6c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_core_clk3**Table 2-78 clk_u0_u7mc_sft7110_core_clk3 Register Description**

Offset	16'h70		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_core_clk4**Table 2-79 clk_u0_u7mc_sft7110_core_clk4 Register Description**

Offset	16'h74		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_debug_clk**Table 2-80 clk_u0_u7mc_sft7110_debug_clk Register Description**

Offset	16'h78		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_rtc_toggle**Table 2-81 clk_u0_u7mc_sft7110_rtc_toggle Register Description**

Offset	16'h7c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd6	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 6 • Default: 6 • Min: 6 • Typical: 6

clk_u0_u7mc_sft7110_trace_clk0**Table 2-82 clk_u0_u7mc_sft7110_trace_clk0 Register Description**

Offset	16'h80		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_trace_clk1**Table 2-83 clk_u0_u7mc_sft7110_trace_clk1 Register Description**

Offset	16'h84		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_trace_clk2**Table 2-84 clk_u0_u7mc_sft7110_trace_clk2 Register Description**

Offset	16'h88		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_trace_clk3**Table 2-85 clk_u0_u7mc_sft7110_trace_clk3 Register Description**

Offset	16'h8c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_trace_clk4**Table 2-86 clk_u0_u7mc_sft7110_trace_clk4 Register Description**

Offset	16'h90		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_u7mc_sft7110_trace_com_clk**Table 2-87 clk_u0_u7mc_sft7110_trace_com_clk Register Description**

Offset	16'h94		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_sft7110_noc_bus_clk_cpu_axi**Table 2-88 clk_u0_sft7110_noc_bus_clk_cpu_axi Register Description**

Offset	16'h98		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_sft7110_noc_bus_clk_axicfg0_axi**Table 2-89 clk_u0_sft7110_noc_bus_clk_axicfg0_axi Register Description**

Offset	16'h9c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_osc_div2**Table 2-90 clk_osc_div2 Register Description**

Offset	16'ha0		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_pll1_div4**Table 2-91 clk_pll1_div4 Register Description**

Offset	16'ha4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_pll1_div8**Table 2-92 clk_pll1_div8 Register Description**

Offset	16'ha8		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient:

Table 2-92 clk_pll1_div8 Register Description (continued)

Offset	16'ha8		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_ddr_bus**Table 2-93 clk_ddr_bus Register Description**

Offset	16'hac		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_osc_div2 • clk_pll1_div4 • clk_pll1_div8
[0:23]	Reserved	0	Reserved

clk_u0_ddr_sft7110_clk_axi**Table 2-94 clk_u0_ddr_sft7110_clk_axi Register Description**

Offset	16'hb0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_gpu_core**Table 2-95 clk_gpu_core Register Description**

Offset	16'hb4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd3	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 7 • Default: 3 • Min: 3 • Typical: 3

clk_u0_img_gpu_core_clk**Table 2-96 clk_u0_img_gpu_core_clk Register Description**

Offset	16'hb8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_img_gpu_sys_clk**Table 2-97 clk_u0_img_gpu_sys_clk Register Description**

Offset	16'hbc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_img_gpu_clk_apb**Table 2-98 clk_u0_img_gpu_clk_apb Register Description**

Offset	16'hc0		
Access	RW		
Bit	Name	Default	Description
31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_img_gpu_rtc_toggle**Table 2-99 clk_u0_img_gpu_rtc_toggle Register Description**

Offset	16'hc4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd12	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 12 • Default: 12 • Min: 12 • Typical: 12

clk_u0_sft7110_noc_bus_clk_gpu_axi**Table 2-100 clk_u0_sft7110_noc_bus_clk_gpu_axi Register Description**

Offset	16'hc8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-100 clk_u0_sft7110_noc_bus_clk_gpu_axi Register Description (continued)

Offset	16'hc8		
Access	RW		
Bit	Name	Default	Description
[0:23]	Reserved	0	Reserved

clk_u0_dom_isp_top_clk_dom_isp_top_clk_ispcore_2x**Table 2-101 clk_u0_dom_isp_top_clk_dom_isp_top_clk_ispcore_2x Register Description**

Offset	16'hcc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dom_isp_top_clk_dom_isp_top_clk_isp_axi**Table 2-102 clk_u0_dom_isp_top_clk_dom_isp_top_clk_isp_axi Register Description**

Offset	16'hd0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_sft7110_noc_bus_clk_isp_axi**Table 2-103 clk_u0_sft7110_noc_bus_clk_isp_axi Register Description**

Offset	16'hd4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable

Table 2-103 clk_u0_sft7110_noc_bus_clk_isp_axi Register Description (continued)

Offset	16'hd4		
Access	RW		
Bit	Name	Default	Description
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_hifi4_core**Table 2-104 clk_hifi4_core Register Description**

Offset	16'hd8		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd3	Clock divider coefficient: <ul style="list-style-type: none">• Max: 15• Default: 3• Min: 3• Typical: 3

clk_hifi4_axi**Table 2-105 clk_hifi4_axi Register Description**

Offset	16'hdc		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none">• Max: 2• Default: 2• Min: 2• Typical: 2

clk_u0_axi_cfg1_dec_clk_main**Table 2-106 clk_u0_axi_cfg1_dec_clk_main Register Description**

Offset	16'he0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_axi_cfg1_dec_clk_ahb**Table 2-107 clk_u0_axi_cfg1_dec_clk_ahb Register Description**

Offset	16'he4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_src**Table 2-108 clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_src Register Description**

Offset	16'he8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_vout_axi**Table 2-109 clk_vout_axi Register Description**

Offset	16'hec		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 7 • Default: 2 • Min: 2 • Typical: 2

clk_u0_sft7110_noc_bus_clk_disp_axi**Table 2-110 clk_u0_sft7110_noc_bus_clk_disp_axi Register Description**

Offset	16'hf0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_ahb**Table 2-111 clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_ahb Register Description**

Offset	16'hf4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_axi**Table 2-112 clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_axi Register Description**

Offset	16'hf8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dom_vout_top_clk_dom_vout_top_clk_hdmitx0_mclk**Table 2-113 clk_u0_dom_vout_top_clk_dom_vout_top_clk_hdmitx0_mclk Register Description**

Offset	16'hfc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dom_vout_top_clk_dom_vout_top_clk_mipiphy_ref**Table 2-114 clk_u0_dom_vout_top_clk_dom_vout_top_clk_mipiphy_ref Register Description**

Offset	16'h100		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 2 • Default: 2 • Min: 2 • Typical: 2

clk_jpegc_axi**Table 2-115 clk_jpegc_axi Register Description**

Offset	16'h104		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd6	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 16 • Default: 6 • Min: 6 • Typical: 6

clk_u0_CODAJ12_clk_axi**Table 2-116 clk_u0_CODAJ12_clk_axi Register Description**

Offset	16'h108		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_CODAJ12_clk_core**Table 2-117 clk_u0_CODAJ12_clk_core Register Description**

Offset	16'h10c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd6	Clock divider coefficient:

Table 2-117 clk_u0_CODAJ12_clk_core Register Description (continued)

Offset	16'h10c		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 16 • Default: 6 • Min: 6 • Typical: 6

clk_u0_CODAJ12_clk_apb**Table 2-118 clk_u0_CODAJ12_clk_apb Register Description**

Offset	16'h110		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_vdec_axi**Table 2-119 clk_vdec_axi Register Description**

Offset	16'h114		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd3	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 7 • Default: 3 • Min: 3 • Typical: 3

clk_u0_WAVE511_clk_axi**Table 2-120 clk_u0_WAVE511_clk_axi Register Description**

Offset	16'h118		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_WAVE511_clk_bpu**Table 2-121 clk_u0_WAVE511_clk_bpu Register Description**

Offset	16'h11c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd3	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 7 • Default: 3 • Min: 3 • Typical: 3

clk_u0_WAVE511_clk_vce**Table 2-122 clk_u0_WAVE511_clk_vce Register Description**

Offset	16'h120		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-122 clk_u0_WAVE511_clk_vce Register Description (continued)

Offset	16'h120		
Access	RW		
Bit	Name	Default	Description
[0:23]	clk_divcfg	24'd2	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 7 • Default: 2 • Min: 3 • Typical: 2

clk_u0_WAVE511_clk_apb**Table 2-123 clk_u0_WAVE511_clk_apb Register Description**

Offset	16'h124		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_vdec_jpg_arb_jpgclk**Table 2-124 clk_u0_vdec_jpg_arb_jpgclk Register Description**

Offset	16'h128		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_vdec_jpg_arb_mainclk**Table 2-125 clk_u0_vdec_jpg_arb_mainclk Register Description**

Offset	16'h12c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_sft7110_noc_bus_clk_vdec_axi**Table 2-126 clk_u0_sft7110_noc_bus_clk_vdec_axi Register Description**

Offset	16'h130		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_venc_axi**Table 2-127 clk_venc_axi Register Description**

Offset	16'h134		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd5	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 15 • Default: 5 • Min: 5 • Typical: 5

clk_u0_wave420l_clk_axi**Table 2-128 clk_u0_wave420l_clk_axi Register Description**

Offset	16'h138		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_wave420l_clk_bpu**Table 2-129 clk_u0_wave420l_clk_bpu Register Description**

Offset	16'h13c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd5	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 15 • Default: 5 • Min: 5 • Typical: 5

clk_u0_wave420l_clk_vce**Table 2-130 clk_u0_wave420l_clk_vce Register Description**

Offset	16'h140		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-130 clk_u0_wave420l_clk_vce Register Description (continued)

Offset	16'h140		
Access	RW		
Bit	Name	Default	Description
[0:23]	clk_divcfg	24'd5	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 15 • Default: 5 • Min: 5 • Typical: 5

clk_u0_wave420l_clk_apb**Table 2-131 clk_u0_wave420l_clk_apb Register Description**

Offset	16'h144		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_sft7110_noc_bus_clk_venc_axi**Table 2-132 clk_u0_sft7110_noc_bus_clk_venc_axi Register Description**

Offset	16'h148		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_axi_cfg0_dec_clk_main_div**Table 2-133 clk_u0_axi_cfg0_dec_clk_main_div Register Description**

Offset	16'h14c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_axi_cfg0_dec_clk_main**Table 2-134 clk_u0_axi_cfg0_dec_clk_main Register Description**

Offset	16'h150		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_axi_cfg0_dec_clk_hifi4**Table 2-135 clk_u0_axi_cfg0_dec_clk_hifi4 Register Description**

Offset	16'h154		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u2_aximem_128b_clk_axi**Table 2-136 clk_u2_aximem_128b_clk_axi Register Description**

Offset	16'h158		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdns_qspi_clk_ahb**Table 2-137 clk_u0_cdns_qspi_clk_ahb Register Description**

Offset	16'h15c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdns_qspi_clk_apb**Table 2-138 clk_u0_cdns_qspi_clk_apb Register Description**

Offset	16'h160		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_qspi_ref_src**Table 2-139 clk_qspi_ref_src Register Description**

Offset	16'h164		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd10	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 16 • Default: 10 • Min: 10 • Typical: 10

clk_u0_cdns_qspi_clk_ref**Table 2-140 clk_u0_cdns_qspi_clk_ref Register Description**

Offset	16'h168		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_osc • clk_qspi_ref_src
[0:23]	Reserved	0	Reserved

clk_u0_dw_sdio_clk_ahb**Table 2-141 clk_u0_dw_sdio_clk_ahb Register Description**

Offset	16'h16c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved

Table 2-141 clk_u0_dw_sdio_clk_ahb Register Description (continued)

Offset	16'h16c		
Access	RW		
Bit	Name	Default	Description
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_dw_sdio_clk_ahb**Table 2-142 clk_u1_dw_sdio_clk_ahb Register Description**

Offset	16'h170		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dw_sdio_clk_sdcard**Table 2-143 clk_u0_dw_sdio_clk_sdcard Register Description**

Offset	16'h174		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 15 • Default: 2 • Min: 2 • Typical: 2

clk_u1_dw_sdio_clk_sdcard**Table 2-144 clk_u1_dw_sdio_clk_sdcard Register Description**

Offset	16'h178		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 15 • Default: 2 • Min: 2 • Typical: 2

clk_usb_125m**Table 2-145 clk_usb_125m Register Description**

Offset	16'h17c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd8	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 15 • Default: 8 • Min: 12 • Typical: 10

clk_u0_sft7110_noc_bus_clk_stg_axi**Table 2-146 clk_u0_sft7110_noc_bus_clk_stg_axi Register Description**

Offset	16'h180		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable

Table 2-146 clk_u0_sft7110_noc_bus_clk_stg_axi Register Description (continued)

Offset	16'h180		
Access	RW		
Bit	Name	Default	Description
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_dw_gmac5_axi64_clk_ahb**Table 2-147 clk_u1_dw_gmac5_axi64_clk_ahb Register Description**

Offset	16'h184		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_dw_gmac5_axi64_clk_axi**Table 2-148 clk_u1_dw_gmac5_axi64_clk_axi Register Description**

Offset	16'h188		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_gmac_src**Table 2-149 clk_gmac_src Register Description**

Offset	16'h18c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved

Table 2-149 clk_gmac_src Register Description (continued)

Offset	16'h18c		
Access	RW		
Bit	Name	Default	Description
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none">• Max: 7• Default: 2• Min: 2• Typical: 2

clk_gmac1_gtxclk**Table 2-150 clk_gmac1_gtxclk Register Description**

Offset	16'h190		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd8	Clock divider coefficient: <ul style="list-style-type: none">• Max: 15• Default: 8• Min: 12• Typical: 10

clk_gmac1_rmii_rtx**Table 2-151 clk_gmac1_rmii_rtx Register Description**

Offset	16'h194		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none">• Max: 30• Default: 2

Table 2-151 clk_gmac1_rmii_rtx Register Description (continued)

Offset	16'h194		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Min: 2 • Typical: 2

clk_u1_dw_gmac5_axi64_clk_ptp**Table 2-152 clk_u1_dw_gmac5_axi64_clk_ptp Register Description**

Offset	16'h198		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd10	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 31 • Default: 10 • Min: 15 • Typical: 10

clk_u1_dw_gmac5_axi64_clk_rx**Table 2-153 clk_u1_dw_gmac5_axi64_clk_rx Register Description**

Offset	16'h19c		
Access	RW		
Bit	Name	Default	Description
[31:24]	reserverd	0x0	Reserved
[23: 0]	dly_chain_sel	0x0	Selector delay chain stage number, totally 32 stages, -50 ps each stage. The register value indicates the delay chain stage number. For example, dly_chain_sel=1 means to delay 1 stage.

clk_u1_dw_gmac5_axi64_clk_rx_inv**Table 2-154 clk_u1_dw_gmac5_axi64_clk_rx_inv Register Description**

Offset	16'h1a0		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_dw_gmac5_axi64_clk_tx**Table 2-155 clk_u1_dw_gmac5_axi64_clk_tx Register Description**

Offset	16'h1a4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_gmac1_gtxclk • clk_gmac1_rmii_rtx
[0:23]	Reserved	0	Reserved

clk_u1_dw_gmac5_axi64_clk_tx_inv**Table 2-156 clk_u1_dw_gmac5_axi64_clk_tx_inv Register Description**

Offset	16'h1a8		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_gmac1_gtxc**Table 2-157 clk_gmac1_gtxc Register Description**

Offset	16'h1ac		
Access	RW		
Bit	Name	Default	Description
[31:24]	reserverd	0x0	Reserved
[23: 0]	dly_chain_sel	0x0	<p>Selector delay chain stage number, totally 32 stages, -50 ps each stage.</p> <p>The register value indicates the delay chain stage number. For example, dly_chain_sel=1 means to delay 1 stage.</p>

clk_gmac0_gtxclk**Table 2-158 clk_gmac0_gtxclk Register Description**

Offset	16'h1b0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd8	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 15 • Default: 8 • Min: 12 • Typical: 10

clk_gmac0_ptp**Table 2-159 clk_gmac0_ptp Register Description**

Offset	16'h1b4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd10	Clock divider coefficient:

Table 2-159 clk_gmac0_ptp Register Description (continued)

Offset	16'h1b4		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 31 • Default: 10 • Min: 15 • Typical: 25

clk_gmac_phy**Table 2-160 clk_gmac_phy Register Description**

Offset	16'h1b8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd10	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 31 • Default: 10 • Min: 15 • Typical: 25

clk_gmac0_gtxc**Table 2-161 clk_gmac0_gtxc Register Description**

Offset	16'h1bc		
Access	RW		
Bit	Name	Default	Description
[31:24]	reserverd	0x0	Reserved
[23: 0]	dly_chain_sel	0x0	<p>Selector delay chain stage number, totally 32 stages, -50ps each stage.</p> <p>The register value indicates the delay chain stage number. For example, dly_chain_sel=1 means to delay 1 stage.</p>

clk_u0_sys_iomux_pclk**Table 2-162 clk_u0_sys_iomux_pclk Register Description**

Offset	16'h1c0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_mailbox_clk_apb**Table 2-163 clk_u0_mailbox_clk_apb Register Description**

Offset	16'h1c4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_int_ctrl_clk_apb**Table 2-164 clk_u0_int_ctrl_clk_apb Register Description**

Offset	16'h1c8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_can_ctrl_clk_apb**Table 2-165 clk_u0_can_ctrl_clk_apb Register Description**

Offset	16'h1cc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_can_ctrl_clk_timer**Table 2-166 clk_u0_can_ctrl_clk_timer Register Description**

Offset	16'h1d0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd24	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 24 • Default: 24 • Min: 6 • Typical: 24

clk_u0_can_ctrl_clk_can**Table 2-167 clk_u0_can_ctrl_clk_can Register Description**

Offset	16'h1d4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-167 clk_u0_can_ctrl_clk_can Register Description (continued)

Offset	16'h1d4		
Access	RW		
Bit	Name	Default	Description
[0:23]	clk_divcfg	24'd8	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 63 • Default: 8 • Min: 8 • Typical: 8

clk_u1_can_ctrl_clk_apb**Table 2-168 clk_u1_can_ctrl_clk_apb Register Description**

Offset	16'h1d8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_can_ctrl_clk_timer**Table 2-169 clk_u1_can_ctrl_clk_timer Register Description**

Offset	16'h1dc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd24	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 24 • Default: 24 • Min: 6 • Typical: 24

clk_u1_can_ctrl_clk_can**Table 2-170 clk_u1_can_ctrl_clk_can Register Description**

Offset	16'h1e0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd8	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 63 • Default: 8 • Min: 8 • Typical: 8

clk_u0_pwm_8ch_clk_apb**Table 2-171 clk_u0_pwm_8ch_clk_apb Register Description**

Offset	16'h1e4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dskit_wdt_clk_apb**Table 2-172 clk_u0_dskit_wdt_clk_apb Register Description**

Offset	16'h1e8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-172 clk_u0_dskit_wdt_clk_apb Register Description (continued)

Offset	16'h1e8		
Access	RW		
Bit	Name	Default	Description
[0:23]	Reserved	0	Reserved

clk_u0_dskit_wdt_clk_wdt**Table 2-173 clk_u0_dskit_wdt_clk_wdt Register Description**

Offset	16'h1ec		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_si5_timer_clk_apb**Table 2-174 clk_u0_si5_timer_clk_apb Register Description**

Offset	16'h1f0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_si5_timer_clk_timer0**Table 2-175 clk_u0_si5_timer_clk_timer0 Register Description**

Offset	16'h1f4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable

Table 2-175 clk_u0_si5_timer_clk_timer0 Register Description (continued)

Offset	16'h1f4		
Access	RW		
Bit	Name	Default	Description
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_si5_timer_clk_timer1**Table 2-176 clk_u0_si5_timer_clk_timer1 Register Description**

Offset	16'h1f8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_si5_timer_clk_timer2**Table 2-177 clk_u0_si5_timer_clk_timer2 Register Description**

Offset	16'h1fc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_si5_timer_clk_timer3**Table 2-178 clk_u0_si5_timer_clk_timer3 Register Description**

Offset	16'h200		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_temp_sensor_clk_apb**Table 2-179 clk_u0_temp_sensor_clk_apb Register Description**

Offset	16'h204		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_temp_sensor_clk_temp**Table 2-180 clk_u0_temp_sensor_clk_temp Register Description**

Offset	16'h208		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd24	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 24 • Default: 24

Table 2-180 clk_u0_temp_sensor_clk_temp Register Description (continued)

Offset	16'h208		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Min: 24 • Typical: 24

clk_u0_ssp_spi_clk_apb**Table 2-181 clk_u0_ssp_spi_clk_apb Register Description**

Offset	16'h20c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_ssp_spi_clk_apb**Table 2-182 clk_u1_ssp_spi_clk_apb Register Description**

Offset	16'h210		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u2_ssp_spi_clk_apb**Table 2-183 clk_u2_ssp_spi_clk_apb Register Description**

Offset	16'h214		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u3_ssp_spi_clk_apb**Table 2-184 clk_u3_ssp_spi_clk_apb Register Description**

Offset	16'h218		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u4_ssp_spi_clk_apb**Table 2-185 clk_u4_ssp_spi_clk_apb Register Description**

Offset	16'h21c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u5_ssp_spi_clk_apb**Table 2-186 clk_u5_ssp_spi_clk_apb Register Description**

Offset	16'h220		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u6_ssp_spi_clk_apb**Table 2-187 clk_u6_ssp_spi_clk_apb Register Description**

Offset	16'h224		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dw_i2c_clk_apb**Table 2-188 clk_u0_dw_i2c_clk_apb Register Description**

Offset	16'h228		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_dw_i2c_clk_apb**Table 2-189 clk_u1_dw_i2c_clk_apb Register Description**

Offset	16'h22c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u2_dw_i2c_clk_apb**Table 2-190 clk_u2_dw_i2c_clk_apb Register Description**

Offset	16'h230		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u3_dw_i2c_clk_apb**Table 2-191 clk_u3_dw_i2c_clk_apb Register Description**

Offset	16'h234		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u4_dw_i2c_clk_apb**Table 2-192 clk_u4_dw_i2c_clk_apb Register Description**

Offset	16'h238		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u5_dw_i2c_clk_apb**Table 2-193 clk_u5_dw_i2c_clk_apb Register Description**

Offset	16'h23c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u6_dw_i2c_clk_apb**Table 2-194 clk_u6_dw_i2c_clk_apb Register Description**

Offset	16'h240		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dw_uart_clk_apb**Table 2-195 clk_u0_dw_uart_clk_apb Register Description**

Offset	16'h244		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dw_uart_clk_core**Table 2-196 clk_u0_dw_uart_clk_core Register Description**

Offset	16'h248		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_dw_uart_clk_apb**Table 2-197 clk_u1_dw_uart_clk_apb Register Description**

Offset	16'h24c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_dw_uart_clk_core**Table 2-198 clk_u1_dw_uart_clk_core Register Description**

Offset	16'h250		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u2_dw_uart_clk_apb**Table 2-199 clk_u2_dw_uart_clk_apb Register Description**

Offset	16'h254		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u2_dw_uart_clk_core**Table 2-200 clk_u2_dw_uart_clk_core Register Description**

Offset	16'h258		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u3_dw_uart_clk_apb**Table 2-201 clk_u3_dw_uart_clk_apb Register Description**

Offset	16'h25c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u3_dw_uart_clk_core**Table 2-202 clk_u3_dw_uart_clk_core Register Description**

Offset	16'h260		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2560	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 131,071 • Default: 2,560 • Min: 2,560 • Typical: 2,560

clk_u4_dw_uart_clk_apb**Table 2-203 clk_u4_dw_uart_clk_apb Register Description**

Offset	16'h264		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-203 clk_u4_dw_uart_clk_apb Register Description (continued)

Offset	16'h264		
Access	RW		
Bit	Name	Default	Description
[0:23]	Reserved	0	Reserved

clk_u4_dw_uart_clk_core**Table 2-204 clk_u4_dw_uart_clk_core Register Description**

Offset	16'h268		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2560	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 131,071 • Default: 2,560 • Min: 2,560 • Typical: 2,560

clk_u5_dw_uart_clk_apb**Table 2-205 clk_u5_dw_uart_clk_apb Register Description**

Offset	16'h26c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u5_dw_uart_clk_core**Table 2-206 clk_u5_dw_uart_clk_core Register Description**

Offset	16'h270		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2560	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 131,071 • Default: 2,560 • Min: 2,560 • Typical: 2,560

clk_u0_pwmdac_clk_apb**Table 2-207 clk_u0_pwmdac_clk_apb Register Description**

Offset	16'h274		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_pwmdac_clk_core**Table 2-208 clk_u0_pwmdac_clk_core Register Description**

Offset	16'h278		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-208 clk_u0_pwmdac_clk_core Register Description (continued)

Offset	16'h278		
Access	RW		
Bit	Name	Default	Description
[0:23]	clk_divcfg	24'd12	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 256 • Default: 12 • Min: 12 • Typical: 12

clk_u0_cdns_spdif_clk_apb**Table 2-209 clk_u0_cdns_spdif_clk_apb Register Description**

Offset	16'h27c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdns_spdif_clk_core**Table 2-210 clk_u0_cdns_spdif_clk_core Register Description**

Offset	16'h280		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_i2stx_4ch_clk_apb**Table 2-211 clk_u0_i2stx_4ch_clk_apb Register Description**

Offset	16'h284		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_i2stx_4ch0_bclk_mst**Table 2-212 clk_i2stx_4ch0_bclk_mst Register Description**

Offset	16'h288		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd4	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 32 • Default: 4 • Min: 4 • Typical: 4

clk_i2stx_4ch0_bclk_mst_inv**Table 2-213 clk_i2stx_4ch0_bclk_mst_inv Register Description**

Offset	16'h28c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved

Table 2-213 clk_i2stx_4ch0_bclk_mst_inv Register Description (continued)

Offset	16'h28c		
Access	RW		
Bit	Name	Default	Description
[0:23]	Reserved	0	Reserved

clk_i2stx_4ch0_lrck_mst**Table 2-214 clk_i2stx_4ch0_lrck_mst Register Description**

Offset	16'h290		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_i2stx_4ch0_bclk_mst_inv• clk_i2stx_4ch0_bclk_mst
[0:23]	clk_divcfg	24'd64	Clock divider coefficient: <ul style="list-style-type: none">• Max: 64• Default: 64• Min: 64• Typical: 64

clk_u0_i2stx_4ch_bclk**Table 2-215 clk_u0_i2stx_4ch_bclk Register Description**

Offset	16'h294		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_i2stx_4ch0_bclk_mst• clk_i2stx_bclk_ext
[0:23]	Reserved	0	Reserved

clk_u0_i2stx_4ch_bclk_n**Table 2-216 clk_u0_i2stx_4ch_bclk_n Register Description**

Offset	16'h298		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_i2stx_4ch_lrck**Table 2-217 clk_u0_i2stx_4ch_lrck Register Description**

Offset	16'h29c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_i2stx_4ch0_lrck_mst • clk_i2stx_lrck_ext
[0:23]	Reserved	0	Reserved

clk_u1_i2stx_4ch_clk_apb**Table 2-218 clk_u1_i2stx_4ch_clk_apb Register Description**

Offset	16'h2a0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_i2stx_4ch1_bclk_mst**Table 2-219 clk_i2stx_4ch1_bclk_mst Register Description**

Offset	16'h2a4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd4	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 32 • Default: 4 • Min: 4 • Typical: 4

clk_i2stx_4ch1_bclk_mst_inv**Table 2-220 clk_i2stx_4ch1_bclk_mst_inv Register Description**

Offset	16'h2a8		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_i2stx_4ch1_lrck_mst**Table 2-221 clk_i2stx_4ch1_lrck_mst Register Description**

Offset	16'h2ac		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector:

Table 2-221 clk_i2stx_4ch1_lrck_mst Register Description (continued)

Offset	16'h2ac		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • clk_i2stx_4ch1_bclk_mst_inv • clk_i2stx_4ch1_bclk_mst

clk_u1_i2stx_4ch_bclk**Table 2-222 clk_u1_i2stx_4ch_bclk Register Description**

Offset	16'h2b0		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_i2stx_4ch1_bclk_mst • clk_i2stx_bclk_ext
[0:23]	Reserved	0	Reserved

clk_u1_i2stx_4ch_bclk_n**Table 2-223 clk_u1_i2stx_4ch_bclk_n Register Description**

Offset	16'h2b4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_i2stx_4ch_lrck**Table 2-224 clk_u1_i2stx_4ch_lrck Register Description**

Offset	16'h2b8		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_i2stx_4ch1_lrck_mst• clk_i2stx_lrck_ext
[0:23]	Reserved	0	Reserved

clk_u0_i2srx_3ch_clk_apb**Table 2-225 clk_u0_i2srx_3ch_clk_apb Register Description**

Offset	16'h2bc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none">• 1: Clock enable• 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_i2srx_3ch_bclk_mst**Table 2-226 clk_i2srx_3ch_bclk_mst Register Description**

Offset	16'h2c0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none">• 1: Clock enable• 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd4	Clock divider coefficient: <ul style="list-style-type: none">• Max: 32• Default: 4

Table 2-226 clk_i2srx_3ch_bclk_mst Register Description (continued)

Offset	16'h2c0		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Min: 4 • Typical: 4

clk_i2srx_3ch_bclk_mst_inv**Table 2-227 clk_i2srx_3ch_bclk_mst_inv Register Description**

Offset	16'h2c4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_i2srx_3ch_lrck_mst**Table 2-228 clk_i2srx_3ch_lrck_mst Register Description**

Offset	16'h2c8		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_i2srx_3ch_bclk_mst_inv • clk_i2srx_3ch_bclk_mst
[0:23]	clk_divcfg	24'd64	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 64 • Default: 64 • Min: 64 • Typical: 64

clk_u0_i2srx_3ch_bclk**Table 2-229 clk_u0_i2srx_3ch_bclk Register Description**

Offset	16'h2cc		
Access	RW		
Bit	Name	Default	Description
31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_i2srx_3ch_bclk_mst• clk_i2srx_bclk_ext
[0:23]	Reserved	0	Reserved

clk_u0_i2srx_3ch_bclk_n**Table 2-230 clk_u0_i2srx_3ch_bclk_n Register Description**

Offset	16'h2d0		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none">• 1: Clock inverter• 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_i2srx_3ch_lrck**Table 2-231 clk_u0_i2srx_3ch_lrck Register Description**

Offset	16'h2d4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_i2srx_3ch_lrck_mst• clk_i2srx_lrck_ext
[0:23]	Reserved	0	Reserved

clk_u0_pdm_4mic_clk_dmic**Table 2-232 clk_u0_pdm_4mic_clk_dmic Register Description**

Offset	16'h2d8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd8	<p>Clock divider coefficient:</p> <ul style="list-style-type: none"> • Max: 64 • Default: 8 • Min: 8 • Typical: 8

clk_u0_pdm_4mic_clk_apb**Table 2-233 clk_u0_pdm_4mic_clk_apb Register Description**

Offset	16'h2dc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_tdm16slot_clk_ahb**Table 2-234 clk_u0_tdm16slot_clk_ahb Register Description**

Offset	16'h2e0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-234 clk_u0_tdm16slot_clk_ahb Register Description (continued)

Offset	16'h2e0		
Access	RW		
Bit	Name	Default	Description
[0:23]	Reserved	0	Reserved

clk_u0_tdm16slot_clk_apb**Table 2-235 clk_u0_tdm16slot_clk_apb Register Description**

Offset	16'h2e4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_tdm_internal**Table 2-236 clk_tdm_internal Register Description**

Offset	16'h2e8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd1	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 64 • Default: 1 • Min: 1 • Typical: 1

clk_u0_tdm16slot_clk_tdm**Table 2-237 clk_u0_tdm16slot_clk_tdm Register Description**

Offset	16'h2ec		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: • clk_tdm_internal • clk_tdm_ext
[0:23]	Reserved	0	Reserved

clk_u0_tdm16slot_clk_tdm_n**Table 2-238 clk_u0_tdm16slot_clk_tdm_n Register Description**

Offset	16'h2f0		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	• 1: Clock inverter • 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_jtag_certification_trng_clk**Table 2-239 clk_u0_jtag_certification_trng_clk Register Description**

Offset	16'h2f4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd4	Clock divider coefficient: • Max: 4 • Default: 4 • Min: 4 • Typical: 4

Software_RESET_assert0_addr_assert_sel**Table 2-240 Software_RESET_assert0_addr_assert_sel Register Description**

Offset	16'h2f8		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_jtag2apb_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_sys_syscon_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_sys_iomux_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rst_u0_u7mc_sft7110_RST_BUS	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rst_u0_u7mc_sft7110_debug_reset	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rst_u0_u7mc_sft7110_RST_CORE0	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rst_u0_u7mc_sft7110_RST_CORE1	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rst_u0_u7mc_sft7110_RST_CORE2	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rst_u0_u7mc_sft7110_RST_CORE3	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rst_u0_u7mc_sft7110_RST_CORE4	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rst_u0_u7mc_sft7110_RST_CORE0_ST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rst_u0_u7mc_sft7110_RST_CORE1_ST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-240 Software_RESET_assert0_addr_assert_sel Register Description (continued)

Offset	16'h2f8		
Access	RW		
Bit	Name	Default	Description
[12]	rst_u0_u7mc_sft7110_RST_core2_st	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rst_u0_u7mc_sft7110_RST_core3_st	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rst_u0_u7mc_sft7110_RST_core4_st	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rst_u0_u7mc_sft7110_trace_RST0	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rst_u0_u7mc_sft7110_trace_RST1	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rst_u0_u7mc_sft7110_trace_RST2	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rst_u0_u7mc_sft7110_trace_RST3	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rst_u0_u7mc_sft7110_trace_RST4	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rst_u0_u7mc_sft7110_trace_com_RST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u0_img_gpu_RSTN_APB	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u0_img_gpu_RSTN_DOMA	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u0_sft7110_noc_bus_reset_APB_-bus_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u0_sft7110_noc_bus_reset_AXICFG0_-axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-240 Software_RESET_assert0_addr_assert_sel Register Description (continued)

Offset	16'h2f8		
Access	RW		
Bit	Name	Default	Description
[25]	rstn_u0_sft7110_noc_bus_reset_cpu_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u0_sft7110_noc_bus_reset_disp_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u0_sft7110_noc_bus_reset_gpu_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u0_sft7110_noc_bus_reset_isp_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[29]	rstn_u0_sft7110_noc_bus_reset_ddrc_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30]	rstn_u0_sft7110_noc_bus_reset_stg_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31]	rstn_u0_sft7110_noc_bus_reset_vdec_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Software_RESET_assert1_addr_assert_sel**Table 2-241 Software_RESET_assert1_addr_assert_sel Register Description**

Offset	16'h2fc		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_sft7110_noc_bus_reset_venc_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_axi_cfg1_dec_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_axi_cfg1_dec_rstn_main	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-241 Software_RESET_assert1_addr_assert_sel Register Description (continued)

Offset	16'h2fc		
Access	RW		
Bit	Name	Default	Description
[3]	rstn_u0_axi_cfg0_dec_rstn_main	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_axi_cfg0_dec_rstn_main_div	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_axi_cfg0_dec_rstn_hifi4	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_ddr_sft7110_rstn_axi	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_ddr_sft7110_rstn_osc	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u0_ddr_sft7110_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_dom_isp_top_rstn_dom_isp_top_ip_top_reset_n	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_dom_isp_top_rstn_dom_isp_top_rstn_isp_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_dom_vout_top_rstn_dom_vout_top_rstn_vout_src	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[12]	rstn_u0_CODAJ12_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u0_CODAJ12_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u0_CODAJ12_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u0_WAVE511_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-241 Software_RESET_assert1_addr_assert_sel Register Description (continued)

Offset	16'h2fc		
Access	RW		
Bit	Name	Default	Description
[16]	rstn_u0_WAVE511_rstn_bpu	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u0_WAVE511_rstn_vce	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u0_WAVE511_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rstn_u0_vdec_jpg_arb_jpgresetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rstn_u0_vdec_jpg_arb_mainresetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u0_aximem_128b_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u0_wave420l_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u0_wave420l_rstn_bpu	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u0_wave420l_rstn_vce	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[25]	rstn_u0_wave420l_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u1_aximem_128b_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u2_aximem_128b_rstn_axi	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u0_intmem_rom_sram_rstn_rom	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-241 Software_RESET_assert1_addr_assert_sel Register Description (continued)

Offset	16'h2fc		
Access	RW		
Bit	Name	Default	Description
[29]	rstn_u0_cdns_qspi_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30]	rstn_u0_cdns_qspi_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31]	rstn_u0_cdns_qspi_rstn_ref	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Software_RESET_assert2_addr_assert_sel**Table 2-242 Software_RESET_assert2_addr_assert_sel Register Description**

Offset	16'h300		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_dw_sdio_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u1_dw_sdio_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u1_dw_gmac5_axi64_aresetn_i	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u1_dw_gmac5_axi64_hreset_n	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_mailbox_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_ssp_spi_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u1_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-242 Software_RESET_assert2_addr_assert_sel Register Description (continued)

Offset	16'h300		
Access	RW		
Bit	Name	Default	Description
[7]	rstn_u2_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u3_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u4_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u5_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u6_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[12]	rstn_u0_dw_i2c_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u1_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u2_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u3_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rstn_u4_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u5_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u6_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rstn_u0_dw_uart_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-242 Software_RESET_assert2_addr_assert_sel Register Description (continued)

Offset	16'h300		
Access	RW		
Bit	Name	Default	Description
[20]	rstn_u0_dw_uart_rstn_core	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u1_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u1_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u2_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u2_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[25]	rstn_u3_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u3_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u4_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u4_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[29]	rstn_u5_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30]	rstn_u5_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31]	rstn_u0_cdns_spdif_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Software_RESET_assert3_addr_assert_sel**Table 2-243 Software_RESET_assert3_addr_assert_sel Register Description**

Offset	16'h304		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_pwmdac_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_pdm_4mic_rstn_dmic	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_pdm_4mic_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_i2srx_3ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_i2srx_3ch_rstn_bclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_i2stx_4ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_i2stx_4ch_rstn_bclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u1_i2stx_4ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u1_i2stx_4ch_rstn_bclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_tdm16slot_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_tdm16slot_rstn_tdm	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_tdm16slot_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-243 Software_RESET_assert3_addr_assert_sel Register Description (continued)

Offset	16'h304		
Access	RW		
Bit	Name	Default	Description
[12]	rstn_u0_pwm_8ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u0_dskit_wdt_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u0_dskit_wdt_rstn_wdt	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u0_can_ctrl_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rstn_u0_can_ctrl_rstn_can	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u0_can_ctrl_rstn_timer	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u1_can_ctrl_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rstn_u1_can_ctrl_rstn_can	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rstn_u1_can_ctrl_rstn_timer	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u0_si5_timer_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u0_si5_timer_rstn_timer0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u0_si5_timer_rstn_timer1	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u0_si5_timer_rstn_timer2	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-243 Software_RESET_assert3_addr_assert_sel Register Description (continued)

Offset	16'h304		
Access	RW		
Bit	Name	Default	Description
[25]	rstn_u0_si5_timer_rstn_timer3	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u0_int_ctrl_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u0_temp_sensor_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u0_temp_sensor_rstn_temp	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[29]	rstn_u0_jtag_certification_RST_N	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30:31]	Reserved	0	Reserved

SYSCRG_RESET_STATUS0**Table 2-244 SYSCRG_RESET_STATUS0 Register Description**

Offset	16'h308		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_jtag2apb_presetn	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_sys_syscon_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_sys_iomux_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rst_u0_u7mc_sft7110_RST_BUS	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rst_u0_u7mc_sft7110_debug_reset	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-244 SYSCRG_RESET_STATUS0 Register Description (continued)

Offset	16'h308		
Access	RW		
Bit	Name	Default	Description
[5]	rst_u0_u7mc_sft7110_RST_CORE0	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rst_u0_u7mc_sft7110_RST_CORE1	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rst_u0_u7mc_sft7110_RST_CORE2	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rst_u0_u7mc_sft7110_RST_CORE3	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rst_u0_u7mc_sft7110_RST_CORE4	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rst_u0_u7mc_sft7110_RST_CORE0_ST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rst_u0_u7mc_sft7110_RST_CORE1_ST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[12]	rst_u0_u7mc_sft7110_RST_CORE2_ST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rst_u0_u7mc_sft7110_RST_CORE3_ST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rst_u0_u7mc_sft7110_RST_CORE4_ST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rst_u0_u7mc_sft7110_TRACE_RST0	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rst_u0_u7mc_sft7110_TRACE_RST1	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rst_u0_u7mc_sft7110_TRACE_RST2	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-244 SYSCRG_RESET_STATUS0 Register Description (continued)

Offset	16'h308		
Access	RW		
Bit	Name	Default	Description
[18]	rst_u0_u7mc_sft7110_trace_RST3	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rst_u0_u7mc_sft7110_trace_RST4	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rst_u0_u7mc_sft7110_trace_com_RST	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u0_img_gpu_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u0_img_gpu_rstn_doma	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u0_sft7110_noc_bus_reset_apb_bus_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u0_sft7110_noc_bus_reset_axicfg0_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[25]	rstn_u0_sft7110_noc_bus_reset_cpu_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u0_sft7110_noc_bus_reset_disp_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u0_sft7110_noc_bus_reset_gpu_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u0_sft7110_noc_bus_reset_isp_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[29]	rstn_u0_sft7110_noc_bus_reset_ddrc_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30]	rstn_u0_sft7110_noc_bus_reset_stg_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-244 SYSCRG_RESET_STATUS0 Register Description (continued)

Offset	16'h308		
Access	RW		
Bit	Name	Default	Description
[31]	rstn_u0_sft7110_noc_bus_reset_vdec_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

SYSCRG_RESET_STATUS1**Table 2-245 SYSCRG_RESET_STATUS1 Register Description**

Offset	16'h30c		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_sft7110_noc_bus_reset_venc_axi_n	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_axi_cfg1_dec_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_axi_cfg1_dec_rstn_main	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_axi_cfg0_dec_rstn_main	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_axi_cfg0_dec_rstn_main_div	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_axi_cfg0_dec_rstn_hifi4	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_ddr_sft7110_rstn_axi	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_ddr_sft7110_rstn_osc	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u0_ddr_sft7110_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-245 SYSCRG_RESET_STATUS1 Register Description (continued)

Offset	16'h30c		
Access	RW		
Bit	Name	Default	Description
[9]	rstn_u0_dom_isp_top_rstn_dom_isp_top_ip_top_reset_n	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_dom_isp_top_rstn_dom_isp_top_rstn_isp_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_dom_vout_top_rstn_dom_vout_top_rstn_vout_src	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[12]	rstn_u0_CODAJ12_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u0_CODAJ12_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u0_CODAJ12_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u0_WAVE511_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rstn_u0_WAVE511_rstn_bpu	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u0_WAVE511_rstn_vce	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u0_WAVE511_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rstn_u0_vdec_jpg_arb_jpgresetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rstn_u0_vdec_jpg_arb_mainresetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u0_aximem_128b_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-245 SYSCRG_RESET_STATUS1 Register Description (continued)

Offset	16'h30c		
Access	RW		
Bit	Name	Default	Description
[22]	rstn_u0_wave420l_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u0_wave420l_rstn_bpu	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u0_wave420l_rstn_vce	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[25]	rstn_u0_wave420l_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u1_aximem_128b_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u2_aximem_128b_rstn_axi	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u0_intmem_rom_sram_rstn_rom	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[29]	rstn_u0_cdns_qspi_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30]	rstn_u0_cdns_qspi_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31]	rstn_u0_cdns_qspi_rstn_ref	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

SYSCRG_RESET_STATUS2**Table 2-246 SYSCRG_RESET_STATUS2 Register Description**

Offset	16'h310		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_dw_sdio_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u1_dw_sdio_rstn_ahb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u1_dw_gmac5_axi64_aresetn_i	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u1_dw_gmac5_axi64_hreset_n	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_mailbox_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_ssp_spi_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u1_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u2_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u3_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u4_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u5_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u6_ssp_spi_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-246 SYSCRG_RESET_STATUS2 Register Description (continued)

Offset	16'h310		
Access	RW		
Bit	Name	Default	Description
[12]	rstn_u0_dw_i2c_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u1_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u2_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u3_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rstn_u4_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u5_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u6_dw_i2c_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rstn_u0_dw_uart_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rstn_u0_dw_uart_rstn_core	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u1_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u1_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u2_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u2_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-246 SYSCRG_RESET_STATUS2 Register Description (continued)

Offset	16'h310		
Access	RW		
Bit	Name	Default	Description
[25]	rstn_u3_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u3_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u4_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u4_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[29]	rstn_u5_dw_uart_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30]	rstn_u5_dw_uart_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31]	rstn_u0_cdns_spdif_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

SYSCRG_RESET_STATUS3

Table 2-247 SYSCRG_RESET_STATUS3 Register Description

Offset	16'h314		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_pwmdac_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_pdm_4mic_rstn_dmic	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_pdm_4mic_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-247 SYSCRG_RESET_STATUS3 Register Description (continued)

Offset	16'h314		
Access	RW		
Bit	Name	Default	Description
[3]	rstn_u0_i2srx_3ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_i2srx_3ch_rstn_bclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_i2stx_4ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_i2stx_4ch_rstn_bclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u1_i2stx_4ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u1_i2stx_4ch_rstn_bclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_tdm16slot_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_tdm16slot_rstn_tdm	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_tdm16slot_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[12]	rstn_u0_pwm_8ch_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u0_dskit_wdt_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u0_dskit_wdt_rstn_wdt	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u0_can_ctrl_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-247 SYSCRG_RESET_STATUS3 Register Description (continued)

Offset	16'h314		
Access	RW		
Bit	Name	Default	Description
[16]	rstn_u0_can_ctrl_rstn_can	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u0_can_ctrl_rstn_timer	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u1_can_ctrl_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[19]	rstn_u1_can_ctrl_rstn_can	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rstn_u1_can_ctrl_rstn_timer	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u0_si5_timer_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u0_si5_timer_rstn_timer0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[23]	rstn_u0_si5_timer_rstn_timer1	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[24]	rstn_u0_si5_timer_rstn_timer2	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[25]	rstn_u0_si5_timer_rstn_timer3	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[26]	rstn_u0_int_ctrl_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[27]	rstn_u0_temp_sensor_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[28]	rstn_u0_temp_sensor_rstn_temp	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-247 SYSCRG_RESET_STATUS3 Register Description (continued)

Offset	16'h314		
Access	RW		
Bit	Name	Default	Description
[29]	rstn_u0_jtag_certification_RST_N	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[30:31]	reserved	0	reserved

2.8.2. STG CRG

The JH7110 system provides the following STG CRG control registers.

clk_u0_hifi4_clk_core

Table 2-248 clk_u0_hifi4_clk_core Register Description

Offset	16'h0		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdn_usb_clk_usb_apb

Table 2-249 clk_u0_cdn_usb_clk_usb_apb Register Description

Offset	16'h4		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdn_usb_clk_utmi_apb

Table 2-250 clk_u0_cdn_usb_clk_utmi_apb Register Description

Offset	16'h8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable

Table 2-250 clk_u0_cdn_usb_clk_utmi_apb Register Description (continued)

Offset	16'h8		
Access	RW		
Bit	Name	Default	Description
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdn_usb_clk_axi**Table 2-251 clk_u0_cdn_usb_clk_axi Register Description**

Offset	16'hc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdn_usb_clk_lpm**Table 2-252 clk_u0_cdn_usb_clk_lpm Register Description**

Offset	16'h10		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none">• Max: 2• Default: 2• Min: 2• Typical: 2

clk_u0_cdn_usb_clk_stb**Table 2-253 clk_u0_cdn_usb_clk_stb Register Description**

Offset	16'h14		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd4	Clock divider coefficient: • Max: 4 • Default: 4 • Min: 4 • Typical: 4

clk_u0_cdn_usb_clk_app_125**Table 2-254 clk_u0_cdn_usb_clk_app_125 Register Description**

Offset	16'h18		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdn_usb_refclk**Table 2-255 clk_u0_cdn_usb_refclk Register Description**

Offset	16'h1c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: • Max: 2 • Default: 2

Table 2-255 clk_u0_cdn_usb_refclk Register Description (continued)

Offset	16'h1c		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Min: 2 • Typical: 2

clk_u0_plda_PCIE_clk_axi_mst0**Table 2-256 clk_u0_plda_PCIE_clk_axi_mst0 Register Description**

Offset	16'h20		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_plda_PCIE_clk_apb**Table 2-257 clk_u0_plda_PCIE_clk_apb Register Description**

Offset	16'h24		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_plda_PCIE_clk_tl**Table 2-258 clk_u0_plda_PCIE_clk_tl Register Description**

Offset	16'h28		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_plda_pcnie_clk_axi_mst0**Table 2-259 clk_u1_plda_pcnie_clk_axi_mst0 Register Description**

Offset	16'h2c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_plda_pcnie_clk_apb**Table 2-260 clk_u1_plda_pcnie_clk_apb Register Description**

Offset	16'h30		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u1_plda_pcnie_clk_tl**Table 2-261 clk_u1_plda_pcnie_clk_tl Register Description**

Offset	16'h34		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_pcnie01_slv_dec_mainclk**Table 2-262 clk_u0_pcnie01_slv_dec_mainclk Register Description**

Offset	16'h38		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved

Table 2-262 clk_u0_pcie01_slv_dec_mainclk Register Description (continued)

Offset	16'h38		
Access	RW		
Bit	Name	Default	Description
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_sec_top_hclk**Table 2-263 clk_u0_sec_top_hclk Register Description**

Offset	16'h3c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_sec_top_miscahb_clk**Table 2-264 clk_u0_sec_top_miscahb_clk Register Description**

Offset	16'h40		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_stg_mtrx_grp0_clk_main**Table 2-265 clk_u0_stg_mtrx_grp0_clk_main Register Description**

Offset	16'h44		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_stg_mtrx_grp0_clk_bus**Table 2-266 clk_u0_stg_mtrx_grp0_clk_bus Register Description**

Offset	16'h48		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_stg_mtrx_grp0_clk_stg**Table 2-267 clk_u0_stg_mtrx_grp0_clk_stg Register Description**

Offset	16'h4c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_stg_mtrx_grp1_clk_main**Table 2-268 clk_u0_stg_mtrx_grp1_clk_main Register Description**

Offset	16'h50		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_stg_mtrx_grp1_clk_bus**Table 2-269 clk_u0_stg_mtrx_grp1_clk_bus Register Description**

Offset	16'h54		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved

Table 2-269 clk_u0_stg_mtrx_grp1_clk_bus Register Description (continued)

Offset	16'h54		
Access	RW		
Bit	Name	Default	Description
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_stg_mtrx_grp1_clk_stg**Table 2-270 clk_u0_stg_mtrx_grp1_clk_stg Register Description**

Offset	16'h58		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_stg_mtrx_grp1_clk_hifi**Table 2-271 clk_u0_stg_mtrx_grp1_clk_hifi Register Description**

Offset	16'h5c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_e2_sft7110_rtc_clk**Table 2-272 clk_u0_e2_sft7110_rtc_clk Register Description**

Offset	16'h60		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd24	Clock divider coefficient:

Table 2-272 clk_u0_e2_sft7110_rtc_clk Register Description (continued)

Offset	16'h60		
Access	RW		
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 24 • Default: 24 • Min: 24 • Typical: 24

clk_u0_e2_sft7110_clk_core**Table 2-273 clk_u0_e2_sft7110_clk_core Register Description**

Offset	16'h64		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_e2_sft7110_clk_dbg**Table 2-274 clk_u0_e2_sft7110_clk_dbg Register Description**

Offset	16'h68		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dw_dma1p_8ch_56hs_clk_axi**Table 2-275 clk_u0_dw_dma1p_8ch_56hs_clk_axi Register Description**

Offset	16'h6c		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved

Table 2-275 clk_u0_dw_dma1p_8ch_56hs_clk_axi Register Description (continued)

Offset	16'h6c		
Access	RW		
Bit	Name	Default	Description
[0:23]	Reserved	0	Reserved

clk_u0_dw_dma1p_8ch_56hs_clk_ahb**Table 2-276 clk_u0_dw_dma1p_8ch_56hs_clk_ahb Register Description**

Offset	16'h70		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

Software_RESET_assert0_addr_assert_sel**Table 2-277 Software_RESET_assert0_addr_assert_sel Register Description**

Offset	16'h74		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_stg_syscon_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rst_u0_hifi4_RST_CORE	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rst_u0_hifi4_RST_AXI	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_sec_top_hresetn	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rst_u0_e2_sft7110_RST_CORE	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_dw_dma1p_8ch_56hs_RSTN_AXI	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-277 Software_RESET_assert0_addr_assert_sel Register Description (continued)

Offset	16'h74		
Access	RW		
Bit	Name	Default	Description
[6]	rstn_u0_dw_dma1p_8ch_56hs_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_cdn_usb_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u0_cdn_usb_rstn_usb_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_cdn_usb_rstn_utmi_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_cdn_usb_rstn_pwrup	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_plda_pcie_rstn_axi_mst0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[12]	rstn_u0_plda_pcie_rstn_axi_slv0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u0_plda_pcie_rstn_axi_slv	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u0_plda_pcie_rstn_brg	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u0_plda_pcie_rstn_PCIE	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rstn_u0_plda_pcie_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u1_plda_pcie_rstn_axi_mst0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u1_plda_pcie_rstn_axi_slv0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-277 Software_RESET_assert0_addr_assert_sel Register Description (continued)

Offset	16'h74		
Access	RW		
Bit	Name	Default	Description
[19]	rstn_u1_plda_pcnie_rstn_axi_slv	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rstn_u1_plda_pcnie_rstn_brg	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u1_plda_pcnie_rstn_pcnie	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u1_plda_pcnie_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31:23]	Reserved	0	Reserved

STGCRG_RESET_STATUS**Table 2-278 STGCRG_RESET_STATUS Register Description**

Offset	16'h78		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_stg_syscon_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rst_u0_hifi4_rst_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rst_u0_hifi4_rst_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_sec_top_hresetn	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rst_u0_e2_sft7110_rst_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_dw_dma1p_8ch_56hs_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-278 STGCRG_RESET_STATUS Register Description (continued)

Offset	16'h78		
Access	RW		
Bit	Name	Default	Description
[6]	rstn_u0_dw_dma1p_8ch_56hs_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_cdn_usb_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u0_cdn_usb_rstn_usb_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_cdn_usb_rstn_utmi_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_cdn_usb_rstn_pwrup	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_plda_pcie_rstn_axi_mst0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[12]	rstn_u0_plda_pcie_rstn_axi_slv0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[13]	rstn_u0_plda_pcie_rstn_axi_slv	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[14]	rstn_u0_plda_pcie_rstn_brg	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[15]	rstn_u0_plda_pcie_rstn_pcie	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[16]	rstn_u0_plda_pcie_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[17]	rstn_u1_plda_pcie_rstn_axi_mst0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[18]	rstn_u1_plda_pcie_rstn_axi_slv0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 2-278 STGCRG_RESET_STATUS Register Description (continued)

Offset	16'h78		
Access	RW		
Bit	Name	Default	Description
[19]	rstn_u1_plda_pcie_rstn_axi_slv	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[20]	rstn_u1_plda_pcie_rstn_brg	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[21]	rstn_u1_plda_pcie_rstn_PCIE	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[22]	rstn_u1_plda_pcie_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31:23]	Reserved	0	Reserved

2.8.3. AON CRG

The JH7110 system provides the following AON CRG Always-ON (AON) control registers.

clk_osc_div4

Table 2-279 clk_osc_div4 Register Description

Offset	16'h0		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd4	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 4 • Default: 4 • Min: 4 • Typical: 4

clk_aon_apb_func**Table 2-280 clk_aon_apb_func Register Description**

Offset	16'h4		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: • clk_osc_div4 • clk_osc
[0:23]	Reserved	0	Reserved

clk_u0_dw_gmac5_axi64_clk_ahb**Table 2-281 clk_u0_dw_gmac5_axi64_clk_ahb Register Description**

Offset	16'h8		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dw_gmac5_axi64_clk_axi**Table 2-282 clk_u0_dw_gmac5_axi64_clk_axi Register Description**

Offset	16'hc		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_gmac0_rmii_rtx**Table 2-283 clk_gmac0_rmii_rtx Register Description**

Offset	16'h10		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 30 • Default: 2 • Min: 2 • Typical: 2

clk_u0_dw_gmac5_axi64_clk_tx**Table 2-284 clk_u0_dw_gmac5_axi64_clk_tx Register Description**

Offset	16'h14		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none"> • u0_sys_crg.clk_gmac0_gtxclk • clk_gmac0_rmii_rtx
[0:23]	Reserved	0	Reserved

clk_u0_dw_gmac5_axi64_clk_tx_inv**Table 2-285 clk_u0_dw_gmac5_axi64_clk_tx_inv Register Description**

Offset	16'h18		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	1: Clock inverter / 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dw_gmac5_axi64_clk_rx**Table 2-286 clk_u0_dw_gmac5_axi64_clk_rx Register Description**

Offset	16'h1c		
Access	RW		
Bit	Name	Default	Description
[31:24]	reserverd	0x0	Reserved
[23: 0]	dly_chain_sel	0x0	<p>Selector delay chain stage number, totally 32 stages, -50ps each stage.</p> <p>The register value indicates the delay chain stage number. For example, dly_chain_sel=1 means to delay 1 stage.</p>

clk_u0_dw_gmac5_axi64_clk_rx_inv**Table 2-287 clk_u0_dw_gmac5_axi64_clk_rx_inv Register Description**

Offset	16'h20		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	1: Clock inverter / 0: Clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_otpc_clk_apb**Table 2-288 clk_u0_otpc_clk_apb Register Description**

Offset	16'h24		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_rtc_hms_clk_apb**Table 2-289 clk_u0_rtc_hms_clk_apb Register Description**

Offset	16'h28		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	1	1: Clock enable / 0: Clock disable

Table 2-289 clk_u0_rtc_hms_clk_apb Register Description (continued)

Offset	16'h28		
Access	RW		
Bit	Name	Default	Description
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_rtc_internal**Table 2-290 clk_rtc_internal Register Description**

Offset	16'h2c		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'd750	Clock divider coefficient: <ul style="list-style-type: none">• Max: 1,022• Default: 750• Min: 750• Typical: 750

clk_u0_rtc_hms_clk_osc32k**Table 2-291 clk_u0_rtc_hms_clk_osc32k Register Description**

Offset	16'h30		
Access	RW		
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'd0	Clock multiplexing selector: <ul style="list-style-type: none">• clk_rtc• clk_rtc_internal
[0:23]	Reserved	0	Reserved

clk_u0_rtc_hms_clk_cal**Table 2-292 clk_u0_rtc_hms_clk_cal Register Description**

Offset	16'h34		
Access	RW		
Bit	Name	Default	Description
[31]	clk_icg	0	1: Clock enable / 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

Software_RESET_assert0_addr_assert_sel**Table 2-293 Software_RESET_assert0_addr_assert_sel Register Description**

Offset	16'h38		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_dw_gmac5_axi64_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_dw_gmac5_axi64_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_aon_iomux_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_pmu_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_pmu_rstn_wkup	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_rtc_hms_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_rtc_hms_rstn_cal	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_rtc_hms_rstn_osc32k	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8:31]	Reserved	0	Reserved

AONCRG_RESET_STATUS**Table 2-294 AONCRG_RESET_STATUS Register Description**

Offset	16'h3c		
Access	RW		
Bit	Name	Default	Description
[0]	rstn_u0_dw_gmac5_axi64_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_dw_gmac5_axi64_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_aon_iomux_presetn	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_pmu_rstn_apb	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_pmu_rstn_wkup	0	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_rtc_hms_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_rtc_hms_rstn_cal	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_rtc_hms_rstn_osc32k	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8:31]	Reserved	0	Reserved

2.8.4. SYS SYSCON

The JH7110 system provides the following SYS SYSCON system control registers which provides clock and reset signals to interfaces with master and/or slave signals.

SYS_SYSCONSAIF__SYSCFG_0**Table 2-295 SYS_SYSCONSAIF__SYSCFG_0 Register Description**

Offset	0x0			
Default	0x0			
Bit	Name	Access	Default	Description
[3:0]	SCFG_e24_remap_haddr	WR	0x0	

Table 2-295 SYS_SYSCONSAIF__SYSCFG_0 Register Description (continued)

Offset	0x0			
Default	0x0			
Bit	Name	Access	Default	Description
[4:7]	SCFG_hifi4_idma_remap_araddr	WR	0x0	
[11:8]	SCFG_hifi4_idma_remap_awaddr	WR	0x0	
[15:12]	SCFG_hifi4_sys_remap_araddr	WR	0x0	
[19:16]	SCFG_hifi4_sys_remap_awaddr	WR	0x0	
[23:20]	SCFG_jpg_remap_araddr	WR	0x0	
[27:24]	SCFG_jpg_remap_awaddr	WR	0x0	
[31:28]	SCFG_sd0_remap_araddr	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_4**Table 2-296 SYS_SYSCONSAIF__SYSCFG_4 Register Description**

Offset	0x4			
Default	0x0			
Bit	Name	Access	Default	Description
[3:0]	SCFG_sd1_remap_awaddr	WR	0x0	
[4:7]	SCFG_sec_haddr_remap	WR	0x0	
[11:8]	SCFG_usb_araddr_remap	WR	0x0	
[15:12]	SCFG_usb_awaddr_remap	WR	0x0	
[19:16]	SCFG_vdec_remap_awaddr	WR	0x0	
[23:20]	SCFG_venc_remap_araddr	WR	0x0	
[27:24]	SCFG_venc_remap_awaddr	WR	0x0	
[31:28]	SCFG_vout0_remap_araddr	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_8**Table 2-297 SYS_SYSCONSAIF__SYSCFG_8 Register Description**

Offset	0x8			
Default	0x0			
Bit	Name	Access	Default	Description
[3:0]	SCFG_vout0_remap_awaddr	WR	0x0	
[4:7]	SCFG_vout1_remap_araddr	WR	0x0	
[11:8]	SCFG_vout1_remap_awaddr	WR	0x0	
[31:12]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_12**Table 2-298 SYS_SYSCONSAIF__SYSCFG_12 Register Description**

Offset	16'h0			
Access	RW			
Bit	Name	Access	Default	Description
[31]	Reserved		0	Reserved
[3:0]	SYSCFG_gpio_sel18_cfg	WR	0x0	<p>Set the GPIO voltage of all the 4 GPIO groups in this field:</p> <ul style="list-style-type: none"> • Bit 0 = 0 : GPIO Group 0 (GPIO21-35) voltage select 3.3 V • Bit 0 = 1 : GPIO Group 0 (GPIO21-35) voltage select 1.8 V • Bit 1 = 0 : GPIO Group 1 (GPIO36-63) voltage select 3.3 V • Bit 1 = 1 : GPIO Group 1 (GPIO36-63) voltage select 1.38V • Bit 2 = 0 : GPIO Group 2 (GPIO0-6) voltage select 3.3 V • Bit 2 = 1: GPIO Group 2 (GPIO0-6) voltage select 1.8 V • Bit 3 = 0 : GPIO Group 3 (GPIO7-20) voltage select 3.3 V • Bit 3 = 1 : GPIO Group 3 (GPIO7-20) voltage select 1.8 V
[31:4]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_16**Table 2-299 SYS_SYSCONSAIF__SYSCFG_16 Register Description**

Offset	0x10			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	u0_CODAJ12_o_cur_inst_a	RO	0x0	Tie 0 in jpu internal, do not care
[2]	u0_WAVE511_o_vpu_idle	RO	0x0	VPU monitoring signal
[3]	u0_can_ctrl_can_fd_enable	WR	0x0	
[4]	u0_can_ctrl_host_ecc_disable	WR	0x0	
[23:5]	u0_can_ctrl_host_if	RO	0x0	
[28:24]	u0_cdns_qspi_SCFG_qspi_sclk_dlychain_sel	WR	0x0	des_qspi_sclk_dla:clock delay
[31:29]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_20**Table 2-300 SYS_SYSCONSAIF__SYSCFG_20 Register Description**

Offset	0x14			
Default	0xd54d54			
Bit	Name	Access	Default	Description
[0:11]	u0_cdns_qspi_SCFG_sram_config	WR	0xd54	<p>SRAM/ROM configuration.</p> <ul style="list-style-type: none"> • [0]: SLP, sleep enable, high active, default is low. • [1]: SD, shutdown enable, high active, default is low. • [2:3]: RTSEL, timing setting for debug purpose, default is 2'b01 • [4:5]: PTSEL, timing setting for debug purpose, default is 2'b01 • [6:7]: TRB, timing setting for debug purpose, default is 2'b01 • [8:9]: WTSEL, timing setting for debug purpose, default is 2'b01 • [10]: VS, timing setting for debug purpose, default is 1'b1 • [11]: VG, timing setting for debug purpose, default is 1'b1
[23:12]	u0_cdns_spdif_SCFG_sram_config	WR	0xd54	<p>SRAM/ROM configuration.</p> <ul style="list-style-type: none"> • [12]: SLP, sleep enable, high active, default is low. • [13]: SD, shutdown enable, high active, default is low. • [15:14]: RTSEL, timing setting for debug purpose, default is 2'b01 • [17:16]: PTSEL, timing setting for debug purpose, default is 2'b01 • [19:18]: TRB, timing setting for debug purpose, default is 2'b01 • [21:20]: WTSEL, timing setting for debug purpose, default is 2'b01 • [22]: VS, timing setting for debug purpose, default is 1'b1 • [23]: VG, timing setting for debug purpose, default is 1'b1
[24]	u0_cdns_spdif_tremodeo	RO	0x0	1 for transmitter 0 for receiver
[25]	u0_dw_i2c_ic_en	RO	0x0	I2C interface enable.

Table 2-300 SYS_SYSCONSAIF__SYSCFG_20 Register Description (continued)

Offset	0x14			
Default	0xd54d54			
Bit	Name	Access	Default	Description
[30:26]	u0_dw_sdio_data_strobe_phase_ctrl	WR	0x0	data strobe delay chain select
[31]	u0_dw_sdio_hbig_endian	WR	0x0	AHB bus interface endianness: <ul style="list-style-type: none"> • 1: Big-endian AHB bus interface • 0: Little-endian AHB bus interface

SYS_SYSCONSAIF__SYSCFG_24**Table 2-301 SYS_SYSCONSAIF__SYSCFG_24 Register Description**

Offset	0x18			
Default	0x4dea80			
Bit	Name	Access	Default	Description
[0]	u0_dw_sdio_m_hbig_endian	WR	0x0	AHB master bus interface endianness: <ul style="list-style-type: none"> • 1: Big-endian AHB bus interface • 0: Little-endian AHB bus interface
[1]	u0_i2srx_3ch_adc_ena	WR	0x0	
[2]	u0_intmem_rom_sram_SCFG_disable_rom	WR	0x0	
[14:3]	u0_intmem_rom_sram_sram_config	WR	0xd50	SRAM/ROM configuration. <ul style="list-style-type: none"> • [3]: SLP, sleep enable, high active, default is low. • [4]: SD, shutdown enable, high active, default is low. • [6:5]: RTSEL, timing setting for debug purpose, default is 2'b00 • [8:7]: PTSEL, timing setting for debug purpose, default is 2'b01 • [10:9]: TRB, timing setting for debug purpose, default is 2'b01 • [12:11]: WTSEL, timing setting for debug purpose, default is 2'b01 • [13]: VS, timing setting for debug purpose, default is 1'b1 • [14]: VG, timing setting for debug purpose, default is 1'b1
[15]	u0_jtag_daisy_chain_jtag_en_0	WR	0x1	
[16]	u0_jtag_daisy_chain_jtag_en_1	WR	0x1	

Table 2-301 SYS_SYSCONSAIF__SYSCFG_24 Register Description (continued)

Offset	0x18			
Default	0x4dea80			
Bit	Name	Access	Default	Description
[17]	u0_pdrstn_split_sw_usbpipe_- plugen	WR	0x0	
[20:18]	u0_pll_wrap_pll0_cpi_bias	WR	0x3	
[23:21]	u0_pll_wrap_pll0_cpp_bias	WR	0x2	
[24]	u0_pll_wrap_pll0_dacpd	WR	0x0	
[25]	u0_pll_wrap_pll0_dsmpd	WR	0x0	
[31:26]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_28**Table 2-302 SYS_SYSCONSAIF__SYSCFG_28 Register Description**

Offset	0x1c			
Default	0x53			
Bit	Name	Access	Default	Description
[0:11]	u0_pll_wrap_pll0_fbdv	WR	0x53	
[31:12]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_32**Table 2-303 SYS_SYSCONSAIF__SYSCFG_32 Register Description**

Offset	0x20			
Default	0x51555555			
Bit	Name	Access	Default	Description
[0:23]	u0_pll_wrap_pll0_frac	WR	0x555555	
[25:24]	u0_pll_wrap_pll0_gvco_bias	WR	0x1	
[26]	u0_pll_wrap_pll0_lock	RO	0x0	
[27]	u0_pll_wrap_pll0_pd	WR	0x0	
[29:28]	u0_pll_wrap_pll0_postdiv1	WR	0x1	
[30:31]	u0_pll_wrap_pll0_postdiv2	WR	0x1	

SYS_SYSCONSAIF__SYSCFG_36**Table 2-304 SYS_SYSCONSAIF__SYSCFG_36 Register Description**

Offset	0x24			
Default	0xb02601			
Bit	Name	Access	Default	Description
[5:0]	u0_pll_wrap_pll0_prediv	WR	0x1	
[6]	u0_pll_wrap_pll0_testen	WR	0x0	
[8:7]	u0_pll_wrap_pll0_testselsel	WR	0x0	
[11:9]	u0_pll_wrap_pll1_cpi_bias	WR	0x3	
[14:12]	u0_pll_wrap_pll1_cpp_bias	WR	0x2	
[15]	u0_pll_wrap_pll1_dacpd	WR	0x0	
[16]	u0_pll_wrap_pll1_dsmpd	WR	0x0	
[28:17]	u0_pll_wrap_pll1_fbdiv	WR	0x58	
[31:29]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_40**Table 2-305 SYS_SYSCONSAIF__SYSCFG_40 Register Description**

Offset	0x28			
Default	0x51e00000			
Bit	Name	Access	Default	Description
[0:23]	u0_pll_wrap_pll1_frac	WR	0xe00000	
[25:24]	u0_pll_wrap_pll1_gvco_bias	WR	0x1	
[26]	u0_pll_wrap_pll1_lock	RO	0x0	
[27]	u0_pll_wrap_pll1_pd	WR	0x0	
[29:28]	u0_pll_wrap_pll1_postdiv1	WR	0x1	
[30:31]	u0_pll_wrap_pll1_postdiv2	WR	0x1	

SYS_SYSCONSAIF__SYSCFG_44**Table 2-306 SYS_SYSCONSAIF__SYSCFG_44 Register Description**

Offset	0x2c			
Default	0x662601			
Bit	Name	Access	Default	Description
[5:0]	u0_pll_wrap_pll1_prediv	WR	0x1	
[6]	u0_pll_wrap_pll1_testen	WR	0x0	
[8:7]	u0_pll_wrap_pll1_testselsel	WR	0x0	
[11:9]	u0_pll_wrap_pll2_cpi_bias	WR	0x3	

Table 2-306 SYS_SYSCONSAIF__SYSCFG_44 Register Description (continued)

Offset	0x2c			
Default	0x662601			
Bit	Name	Access	Default	Description
[14:12]	u0_pll_wrap_pll2_cpp_bias	WR	0x2	
[15]	u0_pll_wrap_pll2_dacpd	WR	0x0	
[16]	u0_pll_wrap_pll2_dsmpd	WR	0x0	
[28:17]	u0_pll_wrap_pll2_fbdiv	WR	0x33	
[31:29]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_48**Table 2-307 SYS_SYSCONSAIF__SYSCFG_48 Register Description**

Offset	0x30			
Default	0x41333333			
Bit	Name	Access	Default	Description
[0:23]	u0_pll_wrap_pll2_frac	WR	0x333333	
[25:24]	u0_pll_wrap_pll2_gvco_bias	WR	0x1	
[26]	u0_pll_wrap_pll2_lock	RO	0x0	
[27]	u0_pll_wrap_pll2_pd	WR	0x0	
[29:28]	u0_pll_wrap_pll2_postdiv1	WR	0x0	
[30:31]	u0_pll_wrap_pll2_postdiv2	WR	0x1	

SYS_SYSCONSAIF__SYSCFG_52**Table 2-308 SYS_SYSCONSAIF__SYSCFG_52 Register Description**

Offset	0x34			
Default	0x1			
Bit	Name	Access	Default	Description
[5:0]	u0_pll_wrap_pll2_prediv	WR	0x1	
[6]	u0_pll_wrap_pll2_testen	WR	0x0	
[8:7]	u0_pll_wrap_pll2_testsel	WR	0x0	
[9]	u0_pll_wrap_syscfg_test_pll_-mode	WR	0x0	PLL test mode, only used for PLL BIST through jtag2apb.
[17:10]	u0_saif_audio_sdin_mux_-SCFG_i2sdin_sel	WR	0x0	
[18]	u0_sft7110_noc_bus_CLOCK_-GATING_OFF	WR	0x0	
[19]	u0_sft7110_noc_bus_oic_eve-mon_0_start	WR	0x0	

Table 2-308 SYS_SYSCONSAIF__SYSCFG_52 Register Description (continued)

Offset	0x34			
Default	0x1			
Bit	Name	Access	Default	Description
[20]	u0_sft7110_noc_bus_oic_eve-mon_0_trigger	RO	0x0	
[21]	u0_sft7110_noc_bus_oic_eve-mon_1_start	WR	0x0	
[22]	u0_sft7110_noc_bus_oic_eve-mon_1_trigger	RO	0x0	
[23]	u0_sft7110_noc_bus_oic_eve-mon_2_start	WR	0x0	
[24]	u0_sft7110_noc_bus_oic_eve-mon_2_trigger	RO	0x0	
[25]	u0_sft7110_noc_bus_oic_eve-mon_3_start	WR	0x0	
[26]	u0_sft7110_noc_bus_oic_eve-mon_3_trigger	RO	0x0	
[27]	u0_sft7110_noc_bus_oic_eve-mon_4_start	WR	0x0	
[28]	u0_sft7110_noc_bus_oic_eve-mon_4_trigger	RO	0x0	
[29]	u0_sft7110_noc_bus_oic_eve-mon_5_start	WR	0x0	
[30]	u0_sft7110_noc_bus_oic_eve-mon_5_trigger	RO	0x0	
[31]	u0_sft7110_noc_bus_oic_eve-mon_6_start	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_56**Table 2-309 SYS_SYSCONSAIF__SYSCFG_56 Register Description**

Offset	0x38			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	u0_sft7110_noc_bus_oic_evemon_6_trigger	RO	0x0	
[1]	u0_sft7110_noc_bus_oic_evemon_7_start	WR	0x0	
[2]	u0_sft7110_noc_bus_oic_evemon_7_trigger	RO	0x0	
[3]	u0_sft7110_noc_bus_oic_evemon_8_start	WR	0x0	
[4]	u0_sft7110_noc_bus_oic_evemon_8_trigger	RO	0x0	
[5]	u0_sft7110_noc_bus_oic_ignore_modifiable_0	WR	0x0	
[6]	u0_sft7110_noc_bus_oic_ignore_modifiable_1	WR	0x0	

Table 2-309 SYS_SYSCONSAIF__SYSCFG_56 Register Description (continued)

Offset	0x38			
Default	0x0			
Bit	Name	Access	Default	Description
[7]	u0_sft7110_noc_bus_oic_ignore_modifiable_2	WR	0x0	
[8]	u0_sft7110_noc_bus_oic_ignore_modifiable_3	WR	0x0	
[9]	u0_sft7110_noc_bus_oic_ignore_modifiable_4	WR	0x0	
[10:31]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_60**Table 2-310 SYS_SYSCONSAIF__SYSCFG_60 Register Description**

Offset	0x3c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_0	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_64**Table 2-311 SYS_SYSCONSAIF__SYSCFG_64 Register Description**

Offset	0x40			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_1	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_68**Table 2-312 SYS_SYSCONSAIF__SYSCFG_68 Register Description**

Offset	0x44			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_2	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_72**Table 2-313 SYS_SYSCONSAIF__SYSCFG_72 Register Description**

Offset	0x48			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_3	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_76**Table 2-314 SYS_SYSCONSAIF__SYSCFG_76 Register Description**

Offset	0x4c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_4	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_80**Table 2-315 SYS_SYSCONSAIF__SYSCFG_80 Register Description**

Offset	0x50			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_5	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_84**Table 2-316 SYS_SYSCONSAIF__SYSCFG_84 Register Description**

Offset	0x54			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_6	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_88**Table 2-317 SYS_SYSCONSAIF__SYSCFG_88 Register Description**

Offset	0x58			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_7	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_92**Table 2-318 SYS_SYSCONSAIF__SYSCFG_92 Register Description**

Offset	0x5c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_8	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_96**Table 2-319 SYS_SYSCONSAIF__SYSCFG_96 Register Description**

Offset	0x60			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	u0_tdm16slot_CLKPOL	RO	0x0	
[1]	u0_tdm16slot_PCM_MS	RO	0x0	
[6:2]	u0_trace_mtx_SCFG_c0_in0_ctl	WR	0x0	
[11:7]	u0_trace_mtx_SCFG_c0_in1_ctl	WR	0x0	
[16:12]	u0_trace_mtx_SCFG_c1_in0_ctl	WR	0x0	
[21:17]	u0_trace_mtx_SCFG_c1_in1_ctl	WR	0x0	
[26:22]	u0_trace_mtx_SCFG_c2_in0_ctl	WR	0x0	
[31:27]	u0_trace_mtx_SCFG_c2_in1_ctl	WR	0x0	

SYS_SYSCONSAIF__SYSCFG_100**Table 2-320 SYS_SYSCONSAIF__SYSCFG_100 Register Description**

Offset	0x64			
Default	0x0			
Bit	Name	Access	Default	Description
[4:0]	u0_trace_mtx_SCFG_c3_in0_ctl	WR	0x0	
[9:5]	u0_trace_mtx_SCFG_c3_in1_ctl	WR	0x0	
[14:10]	u0_trace_mtx_SCFG_c4_in0_ctl	WR	0x0	
[19:15]	u0_trace_mtx_SCFG_c4_in1_ctl	WR	0x0	
[20]	u0_u7mc_sft7110_cease_from_tile_0	RO	0x0	
[21]	u0_u7mc_sft7110_cease_from_tile_1	RO	0x0	
[22]	u0_u7mc_sft7110_cease_from_tile_2	RO	0x0	
[23]	u0_u7mc_sft7110_cease_from_tile_3	RO	0x0	
[24]	u0_u7mc_sft7110_cease_from_tile_4	RO	0x0	
[25]	u0_u7mc_sft7110_halt_from_tile_0	RO	0x0	

Table 2-320 SYS_SYSCONSAIF__SYSCFG_100 Register Description (continued)

Offset	0x64			
Default	0x0			
Bit	Name	Access	Default	Description
[26]	u0_u7mc_sft7110_halt_from_tile_1	RO	0x0	
[27]	u0_u7mc_sft7110_halt_from_tile_2	RO	0x0	
[28]	u0_u7mc_sft7110_halt_from_tile_3	RO	0x0	
[29]	u0_u7mc_sft7110_halt_from_tile_4	RO	0x0	
[30:31]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_104**Table 2-321 SYS_SYSCONSAIF__SYSCFG_104 Register Description**

Offset	0x68			
Default	0x2a000000			
Bit	Name	Access	Default	Description
[0:31]	u0_u7mc_sft7110_reset_vector_1_31_0_	WR	0x2a000000	

SYS_SYSCONSAIF__SYSCFG_108**Table 2-322 SYS_SYSCONSAIF__SYSCFG_108 Register Description**

Offset	0x6c			
Default	0x0			
Bit	Name	Access	Default	Description
[3:0]	u0_u7mc_sft7110_reset_vector_1_35_32_	WR	0x0	
[4:31]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_112**Table 2-323 SYS_SYSCONSAIF__SYSCFG_112 Register Description**

Offset	0x70			
Default	0x2a000000			
Bit	Name	Access	Default	Description
[0:31]	u0_u7mc_sft7110_reset_vector_2_31_0_	WR	0x2a000000	

SYS_SYSCONSAIF__SYSCFG_116**Table 2-324 SYS_SYSCONSAIF__SYSCFG_116 Register Description**

Offset	0x74			
Default	0x0			
Bit	Name	Access	Default	Description
[3:0]	u0_u7mc_sft7110_reset_vector_2_35_32_	WR	0x0	
[4:31]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_120**Table 2-325 SYS_SYSCONSAIF__SYSCFG_120 Register Description**

Offset	0x78			
Default	0x2a000000			
Bit	Name	Access	Default	Description
[0:31]	u0_u7mc_sft7110_reset_vector_3_31_0_	WR	0x2a000000	

SYS_SYSCONSAIF__SYSCFG_124**Table 2-326 SYS_SYSCONSAIF__SYSCFG_124 Register Description**

Offset	0x7c			
Default	0x0			
Bit	Name	Access	Default	Description
[3:0]	u0_u7mc_sft7110_reset_vector_3_35_32_	WR	0x0	
[4:31]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_128**Table 2-327 SYS_SYSCONSAIF__SYSCFG_128 Register Description**

Offset	0x80			
Default	0x2a000000			
Bit	Name	Access	Default	Description
[0:31]	u0_u7mc_sft7110_reset_vector_4_31_0_	WR	0x2a000000	

SYS_SYSCONSAIF__SYSCFG_132**Table 2-328 SYS_SYSCONSAIF__SYSCFG_132 Register Description**

Offset	0x84			
Default	0x1aa8000			
Bit	Name	Access	Default	Description
[3:0]	u0_u7mc_sft7110_reset_vector_4_35_32_	WR	0x0	

Table 2-328 SYS_SYSCONSAIF__SYSCFG_132 Register Description (continued)

Offset	0x84			
Default	0x1aa8000			
Bit	Name	Access	Default	Description
[4]	u0_u7mc_sft7110_suppress_fetch_1	WR	0x0	
[5]	u0_u7mc_sft7110_suppress_fetch_2	WR	0x0	
[6]	u0_u7mc_sft7110_suppress_fetch_3	WR	0x0	
[7]	u0_u7mc_sft7110_suppress_fetch_4	WR	0x0	
[8]	u0_u7mc_sft7110_wfi_from_tile_0	RO	0x0	
[9]	u0_u7mc_sft7110_wfi_from_tile_1	RO	0x0	
[10]	u0_u7mc_sft7110_wfi_from_tile_2	RO	0x0	
[11]	u0_u7mc_sft7110_wfi_from_tile_3	RO	0x0	
[12]	u0_u7mc_sft7110_wfi_from_tile_4	RO	0x0	
[24:13]	u0_vdec_intsram_sram_config	WR	0xd54	<p>SRAM/ROM configuration.</p> <ul style="list-style-type: none"> • [13]: SLP, sleep enable, high active, default is low. • [14]: SD, shutdown enable, high active, default is low. • [16:15]: RTSEL, timing setting for debug purpose, default is 2'b01 • [18:17]: PTSEL, timing setting for debug purpose, default is 2'b01 • [20:19]: TRB, timing setting for debug purpose, default is 2'b01 • [22:21]: WTSEL, timing setting for debug purpose, default is 2'b01 • [23]: VS, timing setting for debug purpose, default is 1'b1 • [24]: VG, timing setting for debug purpose, default is 1'b1
[31:25]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_136**Table 2-329 SYS_SYSCONSAIF__SYSCFG_136 Register Description**

Offset	0x88			
Default	0xd54			
Bit	Name	Access	Default	Description
[0:11]	u0_venc_intsram_sram_config	WR	0xd54	<p>SRAM/ROM configuration.</p> <ul style="list-style-type: none"> • [0]: SLP, sleep enable, high active, default is low. • [1]: SD, shutdown enable, high active, default is low. • [2:3]: RTSEL, timing setting for debug purpose, default is 2'b01 • [4:5]: PTSEL, timing setting for debug purpose, default is 2'b01 • [6:7]: TRB, timing setting for debug purpose, default is 2'b01 • [8:9]: WTSEL, timing setting for debug purpose, default is 2'b01 • [10]: VS, timing setting for debug purpose, default is 1'b1 • [11]: VG, timing setting for debug purpose, default is 1'b1
[14:12]	u0_wave420l_i_ipu_current_buffer	WR	0x0	This signal indicates which buffer is currently active so that the VPU can correctly use the ipu_end_of_row signal for row counter.
[15]	u0_wave420l_i_ipu_end_of_row	WR	0x0	This signal is flipped every time when the IPU completes writing a row.
[16]	u0_wave420l_i_ipu_new_frame	WR	0x0	This signal is flipped every time the IPU starts writing a new frame.
[17]	u0_wave420l_o_vpu_idle	RO	0x0	VPU monitoring signal, This signal gives out an opposite value of VPU_BUSY register.
[18]	u1_can_ctrl_can_fd_enable	WR	0x0	
[19]	u1_can_ctrl_host_ecc_disable	WR	0x0	
[31:20]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_140**Table 2-330 SYS_SYSCONSAIF__SYSCFG_140 Register Description**

Offset	0x8c			
Default	0x6aa00000			
Bit	Name	Access	Default	Description
[18:0]	u1_can_ctrl_host_if	RO	0x0	

Table 2-330 SYS_SYSCONSAIF__SYSCFG_140 Register Description (continued)

Offset	0x8c			
Default	0x6aa00000			
Bit	Name	Access	Default	Description
[30:19]	u1_dw_gmac5_axi64_SCFG_ram_cfg	WR	0xd54	<p>SRAM/ROM configuration.</p> <ul style="list-style-type: none"> • [19]: SLP, sleep enable, high active, default is low. • [20]: SD, shutdown enable, high active, default is low. • [22:21]: RTSEL, timing setting for debug purpose, default is 2'b01 • [24:23]: PTSEL, timing setting for debug purpose, default is 2'b01 • [25:26]: TRB, timing setting for debug purpose, default is 2'b01 • [27:28]: WTSEL, timing setting for debug purpose, default is 2'b01 • [29]: VS, timing setting for debug purpose, default is 1'b1 • [30]: VG, timing setting for debug purpose, default is 1'b1
[31]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_144**Table 2-331 SYS_SYSCONSAIF__SYSCFG_144 Register Description**

Offset	0x90			
Default	0x4			
Bit	Name	Access	Default	Description
[1:0]	u1_dw_gmac5_axi64_mac_speed_o	RO	0x0	
[4:2]	u1_dw_gmac5_axi64_phy_intf_sel_i	WR	0x1	<p>Active PHY Selected</p> <p>When you have multiple GMAC PHY interfaces in your configuration, this field indicates the sampled value of the PHY selector during reset de-assertion.</p> <p>Values:</p> <ul style="list-style-type: none"> • 0x0(GMII_MII): GMII or MII • 0x1(RGMII): RGMII • 0x2(SGMII): SGMII • 0x3(TBI): TBI • 0x4(RMII): RMII • 0x5(RTBI): RTBI

Table 2-331 SYS_SYSCONSAIF__SYSCFG_144 Register Description (continued)

Offset	0x90			
Default	0x4			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 0x6(SMII): SMII • 0x7(REVMIII): RevMII
[31:5]	Reserved	None	0x0	Reserved

SYS_SYSCONSAIF__SYSCFG_148**Table 2-332 SYS_SYSCONSAIF__SYSCFG_148 Register Description**

Offset	0x94			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_dw_gmac5_axi64_ptp_timestamp_o_31_0_	RO	0x0	

SYS_SYSCONSAIF__SYSCFG_152**Table 2-333 SYS_SYSCONSAIF__SYSCFG_152 Register Description**

Offset	0x98			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_dw_gmac5_axi64_ptp_timestamp_o_63_32_	RO	0x0	

SYS_SYSCONSAIF__SYSCFG_156**Table 2-334 SYS_SYSCONSAIF__SYSCFG_156 Register Description**

Offset	0x9c			
Default	0x400			
Bit	Name	Access	Default	Description
[0]	u1_dw_i2c_ic_en	RO	0x0	I2C interface enable.
[5:1]	u1_dw_sdio_data_strobe_phase_ctrl	WR	0x0	data strobe delay chain select
[6]	u1_dw_sdio_hbig_endian	WR	0x0	AHB bus interface endianness: <ul style="list-style-type: none"> • 1: Big-endian AHB bus interface • 0: Little-endian AHB bus interface
[7]	u1_dw_sdio_m_hbig_endian	WR	0x0	AHB master bus interface endianness: <ul style="list-style-type: none"> • 1: Big-endian AHB bus interface • 0: Little-endian AHB bus interface
[8]	u1_reset_ctrl_clr_reset_status	WR	0x0	

Table 2-334 SYS_SYSCONSAIF__SYSCFG_156 Register Description (continued)

Offset	0x9c			
Default	0x400			
Bit	Name	Access	Default	Description
[9]	u1_reset_ctrl_pll_timecnt_finish	RO	0x0	
[10]	u1_reset_ctrl_rstn_sw	WR	0x1	
[14:11]	u1_reset_ctrl_sys_reset_status	RO	0x0	
[15]	u2_dw_i2c_ic_en	RO	0x0	I2C interface enable.
[16]	u3_dw_i2c_ic_en	RO	0x0	I2C interface enable.
[17]	u4_dw_i2c_ic_en	RO	0x0	I2C interface enable.
[18]	u5_dw_i2c_ic_en	RO	0x0	I2C interface enable.
[19]	u6_dw_i2c_ic_en	RO	0x0	I2C interface enable.
[31:20]	Reserved	None	0x0	Reserved

2.8.5. STG SYSCON

The JH7110 system provides the following STG SYSCON control registers which provides clock and reset signals to interfaces with master and/or slave signals.

SYS_SYSCONSAIF__SYSCFG_0

Table 2-335 SYS_SYSCONSAIF__SYSCFG_0 Register Description

Offset	0x0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	SCFG_hprot_sd0	WR	0x0	
[4:7]	SCFG_hprot_sd1	WR	0x0	
[8]	u0_cdn_usb_adp_en	RO	0x0	
[9]	u0_cdn_usb_adp_probe_ana	WR	0x0	
[10]	u0_cdn_usb_adp_probe_en	RO	0x0	
[11]	u0_cdn_usb_adp_sense_ana	WR	0x0	
[12]	u0_cdn_usb_adp_sense_en	RO	0x0	
[13]	u0_cdn_usb_adp_sink_current_en	RO	0x0	
[14]	u0_cdn_usb_adp_source_current_en	RO	0x0	
[15]	u0_cdn_usb_bc_en	RO	0x0	
[16]	u0_cdn_usb_chrg_vbus	WR	0x0	
[17]	u0_cdn_usb_dcd_comp_sts	WR	0x0	
[18]	u0_cdn_usb_dischrg_vbus	WR	0x0	

Table 2-335 SYS_SYSCONSAIF__SYSCFG_0 Register Description (continued)

Offset	0x0			
Default	0x0			
Bit	Name	Access	Default	Description
[19]	u0_cdn_usb_dm_vdat_ref_comp_en	RO	0x0	
[20]	u0_cdn_usb_dm_vdat_ref_comp_sts	WR	0x0	
[21]	u0_cdn_usb_dm_vlgc_comp_en	RO	0x0	
[22]	u0_cdn_usb_dm_vlgc_comp_sts	WR	0x0	
[23]	u0_cdn_usb_dp_vdat_ref_comp_en	RO	0x0	
[24]	u0_cdn_usb_dp_vdat_ref_comp_sts	WR	0x0	
[25]	u0_cdn_usb_host_system_err	WR	0x0	
[26]	u0_cdn_usb_hsystem_err_ext	RO	0x0	
[27]	u0_cdn_usb_idm_sink_en	RO	0x0	
[28]	u0_cdn_usb_idp_sink_en	RO	0x0	
[29]	u0_cdn_usb_idp_src_en	RO	0x0	
[30:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_4**Table 2-336 STG_SYSCONSAIF__SYSCFG_4 Register Description**

Offset	0x4			
Default	0x2000			
Bit	Name	Access	Default	Description
[0:11]	u0_cdn_usb_lowest_belt	RO	0x0	LTM interface to software
[12]	u0_cdn_usb_ltm_host_req	RO	0x0	LTM interface to software
[13]	u0_cdn_usb_ltm_host_req_halt	WR	0x1	LTM interface to software
[14]	u0_cdn_usb_mdctrl_clk_sel	WR	0x0	
[15]	u0_cdn_usb_mdctrl_clk_status	RO	0x0	
[18:16]	u0_cdn_usb_mode_strap	WR	0x0	Can only be changed when pwrup_rst_n is low
[19]	u0_cdn_usb_otg_suspenddm	WR	0x0	
[20]	u0_cdn_usb_otg_suspenddm_byps	WR	0x0	
[21]	u0_cdn_usb_phy_bvalid	RO	0x0	
[22]	u0_cdn_usb_pll_en	WR	0x0	
[23]	u0_cdn_usb_refclk_mode	WR	0x0	

Table 2-336 STG_SYSCONSAIF__SYSCFG_4 Register Description (continued)

Offset	0x4			
Default	0x2000			
Bit	Name	Access	Default	Description
[24]	u0_cdn_usb_rid_a_comp_sts	WR	0x0	
[25]	u0_cdn_usb_rid_b_comp_sts	WR	0x0	
[26]	u0_cdn_usb_rid_c_comp_sts	WR	0x0	
[27]	u0_cdn_usb_rid_float_comp_en	RO	0x0	
[28]	u0_cdn_usb_rid_float_comp_sts	WR	0x0	
[29]	u0_cdn_usb_rid_gnd_comp_sts	WR	0x0	
[30]	u0_cdn_usb_rid_nonfloat_comp_en	RO	0x0	
[31]	u0_cdn_usb_rx_dm	RO	0x0	

STG_SYSCONSAIF__SYSCFG_8**Table 2-337 STG_SYSCONSAIF__SYSCFG_8 Register Description**

Offset	0x8			
Default	0x41000			
Bit	Name	Access	Default	Description
[0]	u0_cdn_usb_rx_dp	RO	0x0	
[1]	u0_cdn_usb_rx_rcv	RO	0x0	
[2]	u0_cdn_usb_self_test	WR	0x0	for software bist_test
[3]	u0_cdn_usb_sessend	RO	0x0	
[4]	u0_cdn_usb_sessvalid	RO	0x0	
[5]	u0_cdn_usb_sof	RO	0x0	
[6]	u0_cdn_usb_test_bist	RO	0x0	for software bist_test
[7]	u0_cdn_usb_usbdev_main_power_off_ack	RO	0x0	
[8]	u0_cdn_usb_usbdev_main_power_off_ready	RO	0x0	
[9]	u0_cdn_usb_usbdev_main_power_off_req	WR	0x0	
[10]	u0_cdn_usb_usbdev_main_power_on_ready	RO	0x0	
[11]	u0_cdn_usb_usbdev_main_power_on_req	RO	0x0	
[12]	u0_cdn_usb_usbdev_main_power_on_valid	WR	0x1	
[13]	u0_cdn_usb_usbdev_power_off_ack	RO	0x0	
[14]	u0_cdn_usb_usbdev_power_off_ready	RO	0x0	
[15]	u0_cdn_usb_usbdev_power_off_req	WR	0x0	
[16]	u0_cdn_usb_usbdev_power_on_ready	RO	0x0	
[17]	u0_cdn_usb_usbdev_power_on_req	RO	0x0	

Table 2-337 STG_SYSCONSAIF__SYSCFG_8 Register Description (continued)

Offset	0x8			
Default	0x41000			
Bit	Name	Access	Default	Description
[18]	u0_cdn_usb_usbdev_power_on_valid	WR	0x1	
[19]	u0_cdn_usb_utmi_dmpulldown_sit	WR	0x0	
[20]	u0_cdn_usb_utmi_dppulldown_sit	WR	0x0	
[21]	u0_cdn_usb_utmi_fslsserialmode_sit	WR	0x0	
[22]	u0_cdn_usb_utmi_hostdisconnect_sit	RO	0x0	
[23]	u0_cdn_usb_utmi_iddig_sit	RO	0x0	
[24]	u0_cdn_usb_utmi_idpullup_sit	WR	0x0	
[25:26]	u0_cdn_usb_utmi_linestate_sit	RO	0x0	
[27:28]	u0_cdn_usb_utmi_opmode_sit	WR	0x0	
[29]	u0_cdn_usb_utmi_rxactive_sit	RO	0x0	
[30]	u0_cdn_usb_utmi_rxerror_sit	RO	0x0	
[31]	u0_cdn_usb_utmi_rxvalid_sit	RO	0x0	

STG_SYSCONSAIF__SYSCFG_12**Table 2-338 STG_SYSCONSAIF__SYSCFG_12 Register Description**

Offset	0xc			
Default	0x2			
Bit	Name	Access	Default	Description
[0]	u0_cdn_usb_utmi_rxvalidh_sit	RO	0x0	
[1]	u0_cdn_usb_utmi_sessvld	WR	0x1	
[2]	u0_cdn_usb_utmi_termselect_sit	WR	0x0	
[3]	u0_cdn_usb_utmi_tx_dat_sit	WR	0x0	
[4]	u0_cdn_usb_utmi_tx_enable_n_sit	WR	0x0	
[5]	u0_cdn_usb_utmi_tx_se0_sit	WR	0x0	
[6]	u0_cdn_usb_utmi_txbitstuffenable_sit	WR	0x0	
[7]	u0_cdn_usb_utmi_txready_sit	RO	0x0	
[8]	u0_cdn_usb_utmi_txvalid_sit	WR	0x0	
[9]	u0_cdn_usb_utmi_txvalidh_sit	WR	0x0	
[10]	u0_cdn_usb_utmi_vbusvalid_sit	RO	0x0	
[12:11]	u0_cdn_usb_utmi_xcvrselect_sit	WR	0x0	
[13]	u0_cdn_usb_vdm_src_en	RO	0x0	
[14]	u0_cdn_usb_vdp_src_en	RO	0x0	

Table 2-338 STG_SYSCONSAIF__SYSCFG_12 Register Description (continued)

Offset	0xc			
Default	0x2			
Bit	Name	Access	Default	Description
[15]	u0_cdn_usb_wakeup	WR	0x0	
[16]	u0_cdn_usb_xhc_d0_ack	RO	0x0	
[17]	u0_cdn_usb_xhc_d0_req	WR	0x0	
[18:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_16**Table 2-339 STG_SYSCONSAIF__SYSCFG_16 Register Description**

Offset	0x10			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_cdn_usb_xhci_debug_bus	RO	0x0	

STG_SYSCONSAIF__SYSCFG_20**Table 2-340 STG_SYSCONSAIF__SYSCFG_20 Register Description**

Offset	0x14			
Default	0x0			
Bit	Name	Access	Default	Description
[0:30]	u0_cdn_usb_xhci_debug_link_state	RO	0x0	
[31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_24**Table 2-341 STG_SYSCONSAIF__SYSCFG_24 Register Description**

Offset	0x18			
Default	0x8200			
Bit	Name	Access	Default	Description
[4:0]	u0_cdn_usb_xhci_debug_sel	WR	0x0	
[5]	u0_cdn_usb_xhci_main_power_off_ack	RO	0x0	
[6]	u0_cdn_usb_xhci_main_power_off_req	WR	0x0	
[7]	u0_cdn_usb_xhci_main_power_on_ready	RO	0x0	
[8]	u0_cdn_usb_xhci_main_power_on_req	RO	0x0	
[9]	u0_cdn_usb_xhci_main_power_on_valid	WR	0x1	
[10]	u0_cdn_usb_xhci_power_off_ack	RO	0x0	
[11]	u0_cdn_usb_xhci_power_off_ready	RO	0x0	

Table 2-341 STG_SYSCONSAIF__SYSCFG_24 Register Description (continued)

Offset	0x18			
Default	0x8200			
Bit	Name	Access	Default	Description
[12]	u0_cdn_usb_xhci_power_off_req	WR	0x0	
[13]	u0_cdn_usb_xhci_power_on_ready	RO	0x0	
[14]	u0_cdn_usb_xhci_power_on_req	RO	0x0	
[15]	u0_cdn_usb_xhci_power_on_valid	WR	0x1	
[16]	u0_e2_sft7110_cease_from_tile_0	RO	0x0	
[17]	u0_e2_sft7110_debug_from_tile_0	RO	0x0	
[18]	u0_e2_sft7110_halt_from_tile_0	RO	0x0	
[19:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_28**Table 2-342 STG_SYSCONSAIF__SYSCFG_28 Register Description**

Offset	0x1c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_e2_sft7110_nmi_0_rnmi_exception_vector	WR	0x0	

STG_SYSCONSAIF__SYSCFG_32**Table 2-343 STG_SYSCONSAIF__SYSCFG_32 Register Description**

Offset	0x20			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_e2_sft7110_nmi_0_rnmi_interrupt_vector	WR	0x0	

STG_SYSCONSAIF__SYSCFG_36**Table 2-344 STG_SYSCONSAIF__SYSCFG_36 Register Description**

Offset	0x24			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_e2_sft7110_reset_vector_0	WR	0x0	

STG_SYSCONSAIF__SYSCFG_40**Table 2-345 STG_SYSCONSAIF__SYSCFG_40 Register Description**

Offset	0x28			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	u0_e2_sft7110_wfi_from_tile_0	RO	0x0	
[1:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_44**Table 2-346 STG_SYSCONSAIF__SYSCFG_44 Register Description**

Offset	0x2c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_hifi4_AltResetVec	WR	0x0	Reset Vector Address

STG_SYSCONSAIF__SYSCFG_48**Table 2-347 STG_SYSCONSAIF__SYSCFG_48 Register Description**

Offset	0x30			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	u0_hifi4_BreakIn	WR	0x0	Debug signal
[1]	u0_hifi4_BreakInAck	RO	0x0	Debug signal
[2]	u0_hifi4_BreakOut	RO	0x0	Debug signal
[3]	u0_hifi4_BreakOutAck	WR	0x0	Debug signal
[4]	u0_hifi4_DebugMode	RO	0x0	Debug signal
[5]	u0_hifi4_DoubleExceptionError	RO	0x0	Fault Handling Signals
[6]	u0_hifi4_IRam0LoadStore	RO	0x0	indicates that iram0 work
[7]	u0_hifi4_IRam1LoadStore	RO	0x0	indicates that iram1 work
[8]	u0_hifi4_OCDHaltOnReset	WR	0x0	Debug signal
[9]	u0_hifi4_PFatalError	RO	0x0	Fault Handling Signals
[10:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_52**Table 2-348 STG_SYSCONSAIF__SYSCFG_52 Register Description**

Offset	0x34			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_hifi4_PFaultInfo	RO	0x0	Fault Handling Signals

STG_SYSCONSAIF__SYSCFG_56**Table 2-349 STG_SYSCONSAIF__SYSCFG_56 Register Description**

Offset	0x38			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	u0_hifi4_PFaultInfoValid	RO	0x0	Fault Handling Signals
[16:1]	u0_hifi4_PRID	WR	0x0	module id
[17]	u0_hifi4_PWaitMode	RO	0x0	Wait Mode
[18]	u0_hifi4_RunStall	WR	0x0	Run Stall
[19:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_60**Table 2-350 STG_SYSCONSAIF__SYSCFG_60 Register Description**

Offset	0x3c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_hifi4_SCFG_dsp_mst_offset	WR	0x0	<ul style="list-style-type: none"> • [0:11] indicates that master port remap address • [27:16] indicates that DMA port remap address

STG_SYSCONSAIF__SYSCFG_64**Table 2-351 STG_SYSCONSAIF__SYSCFG_64 Register Description**

Offset	0x40			
Default	0x40000000			
Bit	Name	Access	Default	Description
[0:31]	u0_hifi4_SCFG_dsp_slv_offset	WR	0x40000000	The value indicates the slave port remap address

STG_SYSCONSAIF__SYSCFG_68**Table 2-352 STG_SYSCONSAIF__SYSCFG_68 Register Description**

Offset	0x44			
Default	0xd54			
Bit	Name	Access	Default	Description
[0:11]	u0_hifi4_SCFG_sram_config	WR	0xd54	<p>SRAM/ROM configuration.</p> <ul style="list-style-type: none"> • [0]: SLP, sleep enable, high active, default is low. • [1]: SD, shutdown enable, high active, default is low. • [2:3]: RTSEL, timing setting for debug purpose, default is 2'b01 • [4:5]: PTSEL, timing setting for debug purpose, default is 2'b01 • [6:7]: TRB, timing setting for debug purpose, default is 2'b01 • [8:9]: WTSEL, timing setting for debug purpose, default is 2'b01 • [10]: VS, timing setting for debug purpose, default is 1'b1 • [11]: VG, timing setting for debug purpose, default is 1'b1
[12]	u0_hifi4_StatVectorSel	WR	0x0	When the value is 1, it indicates that the Alt-ResetVec is valid
[13]	u0_hifi4_TrigIn_iDMA	WR	0x0	DMA port trigger
[14]	u0_hifi4_TrigOut_iDMA	RO	0x0	DMA port trigger
[15]	u0_hifi4_XOCDMode	RO	0x0	Debug signal
[16]	u0_plda_pcie_align_detect	RO	0x0	
[31:17]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_72**Table 2-353 STG_SYSCONSAIF__SYSCFG_72 Register Description**

Offset	0x48			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_mst0_aratomop_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_76**Table 2-354 STG_SYSCONSAIF__SYSCFG_76 Register Description**

Offset	0x4c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_mst0_aratomop_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_80**Table 2-355 STG_SYSCONSAIF__SYSCFG_80 Register Description**

Offset	0x50			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_mst0_aratomop_95_64_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_84**Table 2-356 STG_SYSCONSAIF__SYSCFG_84 Register Description**

Offset	0x54			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_mst0_aratomop_127_96_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_88**Table 2-357 STG_SYSCONSAIF__SYSCFG_88 Register Description**

Offset	0x58			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_mst0_aratomop_159_128_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_92**Table 2-358 STG_SYSCONSAIF__SYSCFG_92 Register Description**

Offset	0x5c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_mst0_aratomop_191_160_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_96**Table 2-359 STG_SYSCONSAIF__SYSCFG_96 Register Description**

Offset	0x60			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_mst0_aratomop_223_192_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_100**Table 2-360 STG_SYSCONSAIF__SYSCFG_100 Register Description**

Offset	0x64			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_mst0_aratomop_255_224_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_104**Table 2-361 STG_SYSCONSAIF__SYSCFG_104 Register Description**

Offset	0x68			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	u0_plda_PCIE_axi4_mst0_aratomop_257_256_	RO	0x0	
[16:2]	u0_plda_PCIE_axi4_mst0_arfunc	RO	0x0	
[20:17]	u0_plda_PCIE_axi4_mst0_arregion	RO	0x0	
[31:21]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_108**Table 2-362 STG_SYSCONSAIF__SYSCFG_108 Register Description**

Offset	0x6c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_mst0_aruser_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_112**Table 2-363 STG_SYSCONSAIF__SYSCFG_112 Register Description**

Offset	0x70			
Default	0x0			
Bit	Name	Access	Default	Description
[20:0]	u0_plda_pcie_axi4_mst0_aruser_52_32_	RO	0x0	
[31:21]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_116**Table 2-364 STG_SYSCONSAIF__SYSCFG_116 Register Description**

Offset	0x74			
Default	0x0			
Bit	Name	Access	Default	Description
[14:0]	u0_plda_pcie_axi4_mst0_awfunc	RO	0x0	
[18:15]	u0_plda_pcie_axi4_mst0_awregion	RO	0x0	
[19:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_120**Table 2-365 STG_SYSCONSAIF__SYSCFG_120 Register Description**

Offset	0x78			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_mst0_awuser_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_124**Table 2-366 STG_SYSCONSAIF__SYSCFG_124 Register Description**

Offset	0x7c			
Default	0x0			
Bit	Name	Access	Default	Description
[10:0]	u0_plda_pcie_axi4_mst0_awuser_42_32_	RO	0x0	
[18:11]	u0_plda_pcie_axi4_mst0_rderr	WR	0x0	
[19:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_128**Table 2-367 STG_SYSCONSAIF__SYSCFG_128 Register Description**

Offset	0x80			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_mst0_ruser	WR	0x0	

STG_SYSCONSAIF__SYSCFG_132**Table 2-368 STG_SYSCONSAIF__SYSCFG_132 Register Description**

Offset	0x84			
Default	0x0			
Bit	Name	Access	Default	Description
[7:0]	u0_plda_PCIE_axi4_mst0_wderr	RO	0x0	
[8:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_136**Table 2-369 STG_SYSCONSAIF__SYSCFG_136 Register Description**

Offset	0x88			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_slv0_aratomop_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_140**Table 2-370 STG_SYSCONSAIF__SYSCFG_140 Register Description**

Offset	0x8c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_slv0_aratomop_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_144**Table 2-371 STG_SYSCONSAIF__SYSCFG_144 Register Description**

Offset	0x90			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_axi4_slv0_aratomop_95_64_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_148**Table 2-372 STG_SYSCONSAIF__SYSCFG_148 Register Description**

Offset	0x94			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_slv0_aratomop_127_96_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_152**Table 2-373 STG_SYSCONSAIF__SYSCFG_152 Register Description**

Offset	0x98			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_slv0_aratomop_159_128_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_156**Table 2-374 STG_SYSCONSAIF__SYSCFG_156 Register Description**

Offset	0x9c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_slv0_aratomop_191_160_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_160**Table 2-375 STG_SYSCONSAIF__SYSCFG_160 Register Description**

Offset	0xa0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_slv0_aratomop_223_192_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_164**Table 2-376 STG_SYSCONSAIF__SYSCFG_164 Register Description**

Offset	0xa4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_slv0_aratomop_255_224_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_168**Table 2-377 STG_SYSCONSAIF__SYSCFG_168 Register Description**

Offset	0xa8			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	u0_plda_pcnie_axi4_slv0_aratomop_257_256_	WR	0x0	
[16:2]	u0_plda_pcnie_axi4_slv0_arfunc	WR	0x0	
[20:17]	u0_plda_pcnie_axi4_slv0_arregion	WR	0x0	
[31:21]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_172**Table 2-378 STG_SYSCONSAIF__SYSCFG_172 Register Description**

Offset	0xac			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcnie_axi4_slv0_aruser_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_176**Table 2-379 STG_SYSCONSAIF__SYSCFG_176 Register Description**

Offset	0xb0			
Default	0x0			
Bit	Name	Access	Default	Description
[8:0]	u0_plda_pcnie_axi4_slv0_aruser_40_32_	WR	0x0	
[23:9]	u0_plda_pcnie_axi4_slv0_awfunc	WR	0x0	
[27:24]	u0_plda_pcnie_axi4_slv0_awregion	WR	0x0	
[31:28]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_180**Table 2-380 STG_SYSCONSAIF__SYSCFG_180 Register Description**

Offset	0xb4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcnie_axi4_slv0_awuser_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_184**Table 2-381 STG_SYSCONSAIF__SYSCFG_184 Register Description**

Offset	0xb8			
Default	0x0			
Bit	Name	Access	Default	Description
[8:0]	u0_plda_pcie_axi4_slv0_awuser_40_32_	WR	0x0	
[16:9]	u0_plda_pcie_axi4_slv0_rderr	RO	0x0	
[31:17]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_188**Table 2-382 STG_SYSCONSAIF__SYSCFG_188 Register Description**

Offset	0xbc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_axi4_slv0_ruser	RO	0x0	

STG_SYSCONSAIF__SYSCFG_192**Table 2-383 STG_SYSCONSAIF__SYSCFG_192 Register Description**

Offset	0xc0			
Default	0x0			
Bit	Name	Access	Default	Description
[7:0]	u0_plda_pcie_axi4_slv0_wderr	WR	0x0	
[22:8]	u0_plda_pcie_axi4_slvl_arfunc	WR	0x0	
[31:23]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_196**Table 2-384 STG_SYSCONSAIF__SYSCFG_196 Register Description**

Offset	0xc4			
Default	0x0			
Bit	Name	Access	Default	Description
[14:0]	u0_plda_pcie_axi4_slvl_awfunc	WR	0x0	
[16:15]	u0_plda_pcie_bus_width_o	RO	0x0	
[17]	u0_plda_pcie_bypass_codec	WR	0x0	
[19:18]	u0_plda_pcie_ckref_src	WR	0x0	
[21:20]	u0_plda_pcie_clk_sel	WR	0x0	
[22]	u0_plda_pcie_clkreq	WR	0x0	
[31:23]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_200**Table 2-385 STG_SYSCONSAIF__SYSCFG_200 Register Description**

Offset	0xc8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_204**Table 2-386 STG_SYSCONSAIF__SYSCFG_204 Register Description**

Offset	0xcc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_208**Table 2-387 STG_SYSCONSAIF__SYSCFG_208 Register Description**

Offset	0xd0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_95_64_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_212**Table 2-388 STG_SYSCONSAIF__SYSCFG_212 Register Description**

Offset	0xd4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_127_96_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_216**Table 2-389 STG_SYSCONSAIF__SYSCFG_216 Register Description**

Offset	0xd8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_159_128_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_220**Table 2-390 STG_SYSCONSAIF__SYSCFG_220 Register Description**

Offset	0xdc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_191_160_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_224**Table 2-391 STG_SYSCONSAIF__SYSCFG_224 Register Description**

Offset	0xe0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_223_192_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_228**Table 2-392 STG_SYSCONSAIF__SYSCFG_228 Register Description**

Offset	0xe4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_255_224_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_232**Table 2-393 STG_SYSCONSAIF__SYSCFG_232 Register Description**

Offset	0xe8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_287_256_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_236**Table 2-394 STG_SYSCONSAIF__SYSCFG_236 Register Description**

Offset	0xec			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_319_288_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_240**Table 2-395 STG_SYSCONSAIF__SYSCFG_240 Register Description**

Offset	0xf0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_351_320_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_244**Table 2-396 STG_SYSCONSAIF__SYSCFG_244 Register Description**

Offset	0xf4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_383_352_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_248**Table 2-397 STG_SYSCONSAIF__SYSCFG_248 Register Description**

Offset	0xf8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_415_384_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_252**Table 2-398 STG_SYSCONSAIF__SYSCFG_252 Register Description**

Offset	0xfc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_447_416_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_256**Table 2-399 STG_SYSCONSAIF__SYSCFG_256 Register Description**

Offset	0x100			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_479_448_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_260**Table 2-400 STG_SYSCONSAIF__SYSCFG_260 Register Description**

Offset	0x104			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_511_480_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_264**Table 2-401 STG_SYSCONSAIF__SYSCFG_264 Register Description**

Offset	0x108			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_543_512_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_268**Table 2-402 STG_SYSCONSAIF__SYSCFG_268 Register Description**

Offset	0x10c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_575_544_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_272**Table 2-403 STG_SYSCONSAIF__SYSCFG_272 Register Description**

Offset	0x110			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_607_576_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_276**Table 2-404 STG_SYSCONSAIF__SYSCFG_276 Register Description**

Offset	0x114			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_671_640_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_284**Table 2-405 STG_SYSCONSAIF__SYSCFG_284 Register Description**

Offset	0x11c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_703_672_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_288**Table 2-406 STG_SYSCONSAIF__SYSCFG_288 Register Description**

Offset	0x120			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_735_704_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_292**Table 2-407 STG_SYSCONSAIF__SYSCFG_292 Register Description**

Offset	0x124			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_767_736_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_296**Table 2-408 STG_SYSCONSAIF__SYSCFG_296 Register Description**

Offset	0x128			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_799_768_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_300**Table 2-409 STG_SYSCONSAIF__SYSCFG_300 Register Description**

Offset	0x12c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_k_phyparam_831_800_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_304**Table 2-410 STG_SYSCONSAIF__SYSCFG_304 Register Description**

Offset	0x130			
Default	0x0			
Bit	Name	Access	Default	Description
[7:0]	u0_plda_PCIE_k_phyparam_839_832_	WR	0x0	
[8]	u0_plda_PCIE_k_rp_nep	WR	0x0	
[9]	u0_plda_PCIE_l1sub_entack	RO	0x0	
[10]	u0_plda_PCIE_l1sub_entreq	WR	0x0	
[31:11]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_308**Table 2-411 STG_SYSCONSAIF__SYSCFG_308 Register Description**

Offset	0x134			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_local_interrupt_in	WR	0x0	

STG_SYSCONSAIF__SYSCFG_312**Table 2-412 SYS_SYSCONSAIF__SYSCFG_0 Register Description**

Offset	0x138			
Default	0x4800001			
Bit	Name	Access	Default	Description
[0]	u0_plda_PCIE_mperstn	WR	0x1	
[1]	u0_plda_PCIE_ebuf_mode	WR	0x0	
[24:2]	u0_plda_PCIE_phy_test_cfg	WR	0x200000	
[25]	u0_plda_PCIE_rx_eq_training	WR	0x0	
[26]	u0_plda_PCIE_rxterm_en	WR	0x1	
[27]	u0_plda_PCIE_tx_oneszeros	WR	0x0	
[31:28]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_316**Table 2-413 STG_SYSCONSAIF__SYSCFG_316 Register Description**

Offset	0x13c			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u0_plda_PCIE_pf0_offset	WR	0x0	

Table 2-413 STG_SYSCONSAIF__SYSCFG_316 Register Description (continued)

Offset	0x13c			
Default	0x0			
Bit	Name	Access	Default	Description
[31:20]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_320**Table 2-414 STG_SYSCONSAIF__SYSCFG_320 Register Description**

Offset	0x140			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u0_plda_PCIE_pf1_offset	WR	0x0	
[31:20]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_324**Table 2-415 STG_SYSCONSAIF__SYSCFG_324 Register Description**

Offset	0x144			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u0_plda_PCIE_pf2_offset	WR	0x0	
[31:20]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_328**Table 2-416 STG_SYSCONSAIF__SYSCFG_328 Register Description**

Offset	0x148			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u0_plda_PCIE_pf3_offset	WR	0x0	
[21:20]	u0_plda_PCIE_phy_mode	WR	0x0	
[22]	u0_plda_PCIE_pl_clkrem_allow	WR	0x0	
[23]	u0_plda_PCIE_pl_clkreq_oen	RO	0x0	
[25:24]	u0_plda_PCIE_pl_equ_phase	RO	0x0	
[30:26]	u0_plda_PCIE_pl_ltssm	RO	0x0	
[31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_332**Table 2-417 STG_SYSCONSAIF__SYSCFG_332 Register Description**

Offset	0x14c			
Default	0x0			
Bit	Name	Access	Default	Description
[4:0]	u0_plda_PCIE_Pl_pclk_rate	RO	0x0	
[31:5]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_336**Table 2-418 SYS_SYSCONSAIF__SYSCFG_0 Register Description**

Offset	0x150			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_Pl_sideband_in_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_340**Table 2-419 STG_SYSCONSAIF__SYSCFG_340 Register Description**

Offset	0x154			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_Pl_sideband_in_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_344**Table 2-420 STG_SYSCONSAIF__SYSCFG_344 Register Description**

Offset	0x158			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_Pl_sideband_out_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_348**Table 2-421 STG_SYSCONSAIF__SYSCFG_348 Register Description**

Offset	0x15c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_Pl_sideband_out_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_352**Table 2-422 SYS_SYSCONSAIF__SYSCFG_0 Register Description**

Offset	0x160			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	u0_plda_PCIE_pl_wake_in	WR	0x1	
[1]	u0_plda_PCIE_pl_wake_oen	RO	0x0	
[2]	u0_plda_PCIE_rx_standby_o	RO	0x0	
[31:3]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_356**Table 2-423 STG_SYSCONSAIF__SYSCFG_356 Register Description**

Offset	0x164			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_in_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_360**Table 2-424 STG_SYSCONSAIF__SYSCFG_360 Register Description**

Offset	0x168			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_in_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_364**Table 2-425 STG_SYSCONSAIF__SYSCFG_364 Register Description**

Offset	0x16c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_out_bridge_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_368**Table 2-426 STG_SYSCONSAIF__SYSCFG_368 Register Description**

Offset	0x170			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_out_bridge_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_372**Table 2-427 STG_SYSCONSAIF__SYSCFG_372 Register Description**

Offset	0x174			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_95_64_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_376**Table 2-428 STG_SYSCONSAIF__SYSCFG_376 Register Description**

Offset	0x178			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_127_96_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_380**Table 2-429 STG_SYSCONSAIF__SYSCFG_380 Register Description**

Offset	0x17c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_159_128_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_384**Table 2-430 STG_SYSCONSAIF__SYSCFG_384 Register Description**

Offset	0x180			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_191_160_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_388**Table 2-431 STG_SYSCONSAIF__SYSCFG_388 Register Description**

Offset	0x184			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_223_192_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_392**Table 2-432 STG_SYSCONSAIF__SYSCFG_392 Register Description**

Offset	0x188			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_255_224_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_396**Table 2-433 STG_SYSCONSAIF__SYSCFG_396 Register Description**

Offset	0x18c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_287_256_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_400**Table 2-434 STG_SYSCONSAIF__SYSCFG_400 Register Description**

Offset	0x190			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_319_288_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_404**Table 2-435 STG_SYSCONSAIF__SYSCFG_404 Register Description**

Offset	0x198			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_383_352_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_408**Table 2-436 STG_SYSCONSAIF__SYSCFG_408 Register Description**

Offset	0x198			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_bridge_383_352_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_412**Table 2-437 STG_SYSCONSAIF__SYSCFG_412 Register Description**

Offset	0x19c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_out_bridge_415_384_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_416**Table 2-438 STG_SYSCONSAIF__SYSCFG_416 Register Description**

Offset	0x1a0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_out_bridge_447_416_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_420**Table 2-439 STG_SYSCONSAIF__SYSCFG_420 Register Description**

Offset	0x1a4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_out_bridge_479_448_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_424**Table 2-440 STG_SYSCONSAIF__SYSCFG_424 Register Description**

Offset	0x1a8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_out_bridge_511_480_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_428**Table 2-441 STG_SYSCONSAIF__SYSCFG_428 Register Description**

Offset	0x1ac			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_PCIE_test_out_PCIE_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_432**Table 2-442 STG_SYSCONSAIF__SYSCFG_432 Register Description**

Offset	0x1b0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_pcie_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_436**Table 2-443 STG_SYSCONSAIF__SYSCFG_436 Register Description**

Offset	0x1b0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_pcie_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_440**Table 2-444 STG_SYSCONSAIF__SYSCFG_440 Register Description**

Offset	0x1b8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_pcie_127_96_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_444**Table 2-445 STG_SYSCONSAIF__SYSCFG_444 Register Description**

Offset	0x1bc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_pcie_159_128_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_448**Table 2-446 STG_SYSCONSAIF__SYSCFG_448 Register Description**

Offset	0x1c0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_pcie_191_160_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_452**Table 2-447 STG_SYSCONSAIF__SYSCFG_452 Register Description**

Offset	0x1c4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_223_192_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_456**Table 2-448 STG_SYSCONSAIF__SYSCFG_456 Register Description**

Offset	0x1c8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_255_224_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_460**Table 2-449 STG_SYSCONSAIF__SYSCFG_460 Register Description**

Offset	0x1cc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_287_256_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_464**Table 2-450 STG_SYSCONSAIF__SYSCFG_464 Register Description**

Offset	0x1d0			
Default	0x0			
Bit	Name	Access	Default	Description
31:0]	u0_plda_pcie_test_out_PCIE_319_288_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_468**Table 2-451 STG_SYSCONSAIF__SYSCFG_468 Register Description**

Offset	0x1d4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_351_320_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_472**Table 2-452 STG_SYSCONSAIF__SYSCFG_472 Register Description**

Offset	0x1d8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_383_352_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_476**Table 2-453 STG_SYSCONSAIF__SYSCFG_476 Register Description**

Offset	0x1dc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_415_384_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_480**Table 2-454 STG_SYSCONSAIF__SYSCFG_480 Register Description**

Offset	0x1e0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_447_416_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_484**Table 2-455 STG_SYSCONSAIF__SYSCFG_484 Register Description**

Offset	0x1e4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_479_448_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_488**Table 2-456 STG_SYSCONSAIF__SYSCFG_488 Register Description**

Offset	0x1e8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_plda_pcie_test_out_PCIE_511_480_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_492**Table 2-457 STG_SYSCONSAIF__SYSCFG_492 Register Description**

Offset	0x1ec			
Default	0xc80			
Bit	Name	Access	Default	Description
[0:3]	u0_plda_PCIE_test_sel	WR	0x0	
[25:4]	u0_plda_PCIE_tL_clock_freq	WR	0xc8	
[31:26]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_496**Table 2-458 STG_SYSCONSAIF__SYSCFG_496 Register Description**

Offset	0x1f0			
Default	0x0			
Bit	Name	Access	Default	Description
[15:0]	u0_plda_PCIE_tL_ctrl_hotplug	RO	0x0	
[31:16]	u0_plda_PCIE_tL_report_hotplug	WR	0x0	

STG_SYSCONSAIF__SYSCFG_500**Table 2-459 STG_SYSCONSAIF__SYSCFG_500 Register Description**

Offset	0x1f4			
Default	0x6aa008			
Bit	Name	Access	Default	Description
[1:0]	u0_plda_PCIE_tx_pattern	WR	0x0	
[2:3]	u0_plda_PCIE_usb3_bus_width	WR	0x2	
[4]	u0_plda_PCIE_usb3_phy_enable	WR	0x0	
[6:5]	u0_plda_PCIE_usb3_rate	WR	0x0	
[7]	u0_plda_PCIE_usb3_rx_standby	WR	0x0	
[8]	u0_plda_PCIE_xwdecerr	RO	0x0	
[9]	u0_plda_PCIE_xwerrclr	WR	0x0	
[10]	u0_plda_PCIE_xwslverr	RO	0x0	
[22:11]	u0_sec_top_sramcfg	WR	0xd54	SRAM/ROM configuration. <ul style="list-style-type: none"> • [11]: SLP, sleep enable, high active, default is low. • [12]: SD, shutdown enable, high active, default is low. • [14:13]: RTSEL, timing setting for debug purpose, default is 2'b01

Table 2-459 STG_SYSCONSAIF__SYSCFG_500 Register Description (continued)

Offset	0x1f4			
Default	0x6aa008			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> [16:15]: PTSEL, timing setting for debug purpose, default is 2'b01 [18:17]: TRB, timing setting for debug purpose, default is 2'b01 [20:19]: WTSEL, timing setting for debug purpose, default is 2'b01 [21]: VS, timing setting for debug purpose, default is 1'b1 [22]: VG, timing setting for debug purpose, default is 1'b1
[23]	u1_plda_PCIE_align_detect	RO	0x0	
[31:24]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_504**Table 2-460 STG_SYSCONSAIF__SYSCFG_504 Register Description**

Offset	0x1f8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_axi4_mst0_aratomop_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_508**Table 2-461 STG_SYSCONSAIF__SYSCFG_508 Register Description**

Offset	0x1fc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_axi4_mst0_aratomop_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_512**Table 2-462 STG_SYSCONSAIF__SYSCFG_512 Register Description**

Offset	0x200			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_axi4_mst0_aratomop_95_64_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_516**Table 2-463 STG_SYSCONSAIF__SYSCFG_516 Register Description**

Offset	0x204			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_mst0_aratomop_127_96_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_520**Table 2-464 STG_SYSCONSAIF__SYSCFG_520 Register Description**

Offset	0x208			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_mst0_aratomop_159_128_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_524**Table 2-465 STG_SYSCONSAIF__SYSCFG_524 Register Description**

Offset	0x20c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_mst0_aratomop_191_160_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_528**Table 2-466 STG_SYSCONSAIF__SYSCFG_528 Register Description**

Offset	0x210			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_mst0_aratomop_223_192_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_532**Table 2-467 STG_SYSCONSAIF__SYSCFG_532 Register Description**

Offset	0x214			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_mst0_aratomop_255_224_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_536**Table 2-468 STG_SYSCONSAIF__SYSCFG_536 Register Description**

Offset	0x218			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	u1_plda_PCIE_AXI4_MST0_aratomop_257_256_	RO	0x0	
[16:2]	u1_plda_PCIE_AXI4_MST0_arfunc	RO	0x0	
[20:17]	u1_plda_PCIE_AXI4_MST0_arregion	RO	0x0	
[31:21]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_540**Table 2-469 STG_SYSCONSAIF__SYSCFG_540 Register Description**

Offset	0x21c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_AXI4_MST0_aruser_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_544**Table 2-470 STG_SYSCONSAIF__SYSCFG_544 Register Description**

Offset	0x220			
Default	0x0			
Bit	Name	Access	Default	Description
[20:0]	u1_plda_PCIE_AXI4_MST0_aruser_52_32_	RO	0x0	
[31:21]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_548**Table 2-471 STG_SYSCONSAIF__SYSCFG_548 Register Description**

Offset	0x224			
Default	0x0			
Bit	Name	Access	Default	Description
[14:0]	u1_plda_PCIE_AXI4_MST0_awfunc	RO	0x0	
[18:15]	u1_plda_PCIE_AXI4_MST0_awregion	RO	0x0	
[19:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_552**Table 2-472 STG_SYSCONSAIF__SYSCFG_552 Register Description**

Offset	0x228			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_axi4_mst0_awuser_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_556**Table 2-473 STG_SYSCONSAIF__SYSCFG_556 Register Description**

Offset	0x22c			
Default	0x0			
Bit	Name	Access	Default	Description
[10:0]	u1_plda_PCIE_axi4_mst0_awuser_42_32_	RO	0x0	
[18:11]	u1_plda_PCIE_axi4_mst0_rderr	WR	0x0	
[19:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_560**Table 2-474 STG_SYSCONSAIF__SYSCFG_560 Register Description**

Offset	0x230			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_axi4_mst0_ruser	WR	0x0	

STG_SYSCONSAIF__SYSCFG_564**Table 2-475 STG_SYSCONSAIF__SYSCFG_564 Register Description**

Offset	0x234			
Default	0x0			
Bit	Name	Access	Default	Description
[7:0]	u1_plda_PCIE_axi4_mst0_wderr	RO	0x0	
[8:31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_568**Table 2-476 STG_SYSCONSAIF__SYSCFG_568 Register Description**

Offset	0x238			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_axi4_slv0_aratomop_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_572**Table 2-477 STG_SYSCONSAIF__SYSCFG_572 Register Description**

Offset	0x23c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aratomop_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_576**Table 2-478 STG_SYSCONSAIF__SYSCFG_576 Register Description**

Offset	0x240			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aratomop_95_64_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_580**Table 2-479 STG_SYSCONSAIF__SYSCFG_580 Register Description**

Offset	0x244			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aratomop_127_96_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_584**Table 2-480 STG_SYSCONSAIF__SYSCFG_584 Register Description**

Offset	0x248			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aratomop_159_128_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_588**Table 2-481 STG_SYSCONSAIF__SYSCFG_588 Register Description**

Offset	0x24c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aratomop_191_160_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_592**Table 2-482 STG_SYSCONSAIF__SYSCFG_592 Register Description**

Offset	0x250			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aratomop_223_192_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_596**Table 2-483 STG_SYSCONSAIF__SYSCFG_596 Register Description**

Offset	0x254			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aratomop_255_224_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_600**Table 2-484 STG_SYSCONSAIF__SYSCFG_600 Register Description**

Offset	0x258			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	u1_plda_pcie_axi4_slv0_aratomop_257_256_	WR	0x0	
[16:2]	u1_plda_pcie_axi4_slv0_arfunc	WR	0x0	
[20:17]	u1_plda_pcie_axi4_slv0_arregion	WR	0x0	
[31:21]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_604**Table 2-485 STG_SYSCONSAIF__SYSCFG_604 Register Description**

Offset	0x25c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_aruser_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_608**Table 2-486 STG_SYSCONSAIF__SYSCFG_608 Register Description**

Offset	0x260			
Default	0x0			
Bit	Name	Access	Default	Description
[8:0]	u1_plda_pcie_axi4_slv0_aruser_40_32_	WR	0x0	

Table 2-486 STG_SYSCONSAIF__SYSCFG_608 Register Description (continued)

Offset	0x260			
Default	0x0			
Bit	Name	Access	Default	Description
[23:9]	u1_plda_pcie_axi4_slv0_awfunc	WR	0x0	
[27:24]	u1_plda_pcie_axi4_slv0_awregion	WR	0x0	
[31:28]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_612**Table 2-487 STG_SYSCONSAIF__SYSCFG_612 Register Description**

Offset	0x264			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_awuser_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_616**Table 2-488 STG_SYSCONSAIF__SYSCFG_616 Register Description**

Offset	0x268			
Default	0x0			
Bit	Name	Access	Default	Description
[8:0]	u1_plda_pcie_axi4_slv0_awuser_40_32_	WR	0x0	
[16:9]	u1_plda_pcie_axi4_slv0_rderr	RO	0x0	
[31:17]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_620**Table 2-489 STG_SYSCONSAIF__SYSCFG_620 Register Description**

Offset	0x26c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_axi4_slv0_ruser	RO	0x0	

STG_SYSCONSAIF__SYSCFG_624**Table 2-490 STG_SYSCONSAIF__SYSCFG_624 Register Description**

Offset	0x270			
Default	0x0			
Bit	Name	Access	Default	Description
[7:0]	u1_plda_pcie_axi4_slv0_wderr	WR	0x0	

Table 2-490 STG_SYSCONSAIF__SYSCFG_624 Register Description (continued)

Offset	0x270			
Default	0x0			
Bit	Name	Access	Default	Description
[22:8]	u1_plda_pcie_axi4_slvl_arfunc	WR	0x0	
[31:23]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_628**Table 2-491 STG_SYSCONSAIF__SYSCFG_628 Register Description**

Offset	0x274			
Default	0x0			
Bit	Name	Access	Default	Description
[14:0]	u1_plda_pcie_axi4_slvl_awfunc	WR	0x0	
[16:15]	u1_plda_pcie_bus_width_o	RO	0x0	
[17]	u1_plda_pcie_bypass_codec	WR	0x0	
[19:18]	u1_plda_pcie_ckref_src	WR	0x0	
[21:20]	u1_plda_pcie_clk_sel	WR	0x0	
[22]	u1_plda_pcie_clkreq	WR	0x0	
[31:23]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_632**Table 2-492 STG_SYSCONSAIF__SYSCFG_632 Register Description**

Offset	0x278			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_k_phyparam_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_636**Table 2-493 STG_SYSCONSAIF__SYSCFG_636 Register Description**

Offset	0x27c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_k_phyparam_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_640**Table 2-494 STG_SYSCONSAIF__SYSCFG_640 Register Description**

Offset	0x280			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_95_64_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_644**Table 2-495 STG_SYSCONSAIF__SYSCFG_644 Register Description**

Offset	0x284			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_127_96_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_648**Table 2-496 STG_SYSCONSAIF__SYSCFG_648 Register Description**

Offset	0x288			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_159_128_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_652**Table 2-497 STG_SYSCONSAIF__SYSCFG_652 Register Description**

Offset	0x28c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_191_160_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_656**Table 2-498 STG_SYSCONSAIF__SYSCFG_656 Register Description**

Offset	0x290			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_223_192_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_660**Table 2-499 STG_SYSCONSAIF__SYSCFG_660 Register Description**

Offset	0x294			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_255_224_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_664**Table 2-500 STG_SYSCONSAIF__SYSCFG_664 Register Description**

Offset	0x298			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_287_256_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_668**Table 2-501 STG_SYSCONSAIF__SYSCFG_668 Register Description**

Offset	0x29c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_319_288_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_672**Table 2-502 STG_SYSCONSAIF__SYSCFG_672 Register Description**

Offset	0x2a0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_351_320_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_676**Table 2-503 STG_SYSCONSAIF__SYSCFG_676 Register Description**

Offset	0x2a4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_383_352_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_680**Table 2-504 STG_SYSCONSAIF__SYSCFG_680 Register Description**

Offset	0x2a8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_415_384_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_684**Table 2-505 STG_SYSCONSAIF__SYSCFG_684 Register Description**

Offset	0x2ac			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_447_416_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_688**Table 2-506 STG_SYSCONSAIF__SYSCFG_688 Register Description**

Offset	0x2b0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_479_448_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_692**Table 2-507 STG_SYSCONSAIF__SYSCFG_692 Register Description**

Offset	0x2b4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_511_480_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_696**Table 2-508 STG_SYSCONSAIF__SYSCFG_696 Register Description**

Offset	0x2b8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_543_512_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_700**Table 2-509 STG_SYSCONSAIF__SYSCFG_700 Register Description**

Offset	0x2bc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_575_544_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_704**Table 2-510 STG_SYSCONSAIF__SYSCFG_704 Register Description**

Offset	0x2c0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_607_576_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_708**Table 2-511 STG_SYSCONSAIF__SYSCFG_708 Register Description**

Offset	0x2c4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_639_608_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_712**Table 2-512 STG_SYSCONSAIF__SYSCFG_712 Register Description**

Offset	0x2c8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_671_640_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_716**Table 2-513 STG_SYSCONSAIF__SYSCFG_716 Register Description**

Offset	0x2cc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_703_672_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_720**Table 2-514 STG_SYSCONSAIF__SYSCFG_720 Register Description**

Offset	0x2d0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_735_704_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_724**Table 2-515 STG_SYSCONSAIF__SYSCFG_724 Register Description**

Offset	0x2d4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_767_736_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_728**Table 2-516 STG_SYSCONSAIF__SYSCFG_728 Register Description**

Offset	0x2d8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_799_768_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_732**Table 2-517 STG_SYSCONSAIF__SYSCFG_732 Register Description**

Offset	0x2dc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_k_phyparam_831_800_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_736**Table 2-518 STG_SYSCONSAIF__SYSCFG_736 Register Description**

Offset	0x2e0			
Default	0x0			
Bit	Name	Access	Default	Description
[7:0]	u1_plda_PCIE_k_phyparam_839_832_	WR	0x0	
[8]	u1_plda_PCIE_k_rp_nep	WR	0x0	
[9]	u1_plda_PCIE_l1sub_entack	RO	0x0	
[10]	u1_plda_PCIE_l1sub_entreq	WR	0x0	

Table 2-518 STG_SYSCONSAIF__SYSCFG_736 Register Description (continued)

Offset	0x2e0			
Default	0x0			
Bit	Name	Access	Default	Description
[31:11]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_740**Table 2-519 STG_SYSCONSAIF__SYSCFG_740 Register Description**

Offset	0x2e4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_local_interrupt_in	WR	0x0	

STG_SYSCONSAIF__SYSCFG_744**Table 2-520 STG_SYSCONSAIF__SYSCFG_744 Register Description**

Offset	0x2e8			
Default	0x4800001			
Bit	Name	Access	Default	Description
[0]	u1_plda_PCIE_mperstn	WR	0x1	
[1]	u1_plda_PCIE_PCIE_ebuf_mode	WR	0x0	
[24:2]	u1_plda_PCIE_PCIE_phy_test_cfg	WR	0x200000	
[25]	u1_plda_PCIE_PCIE_rx_eq_training	WR	0x0	
[26]	u1_plda_PCIE_PCIE_rxterm_en	WR	0x1	
[27]	u1_plda_PCIE_PCIE_tx_oneszeros	WR	0x0	
[31:28]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_748**Table 2-521 STG_SYSCONSAIF__SYSCFG_748 Register Description**

Offset	0x2ec			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u1_plda_PCIE_pf0_offset	WR	0x0	
[31:20]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_752**Table 2-522 STG_SYSCONSAIF__SYSCFG_752 Register Description**

Offset	0x2f0			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u1_plda_PCIE_pf1_offset	WR	0x0	
[31:20]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_756**Table 2-523 STG_SYSCONSAIF__SYSCFG_756 Register Description**

Offset	0x2f4			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u1_plda_PCIE_pf2_offset	WR	0x0	
[31:20]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_760**Table 2-524 STG_SYSCONSAIF__SYSCFG_760 Register Description**

Offset	0x2f8			
Default	0x0			
Bit	Name	Access	Default	Description
[19:0]	u1_plda_PCIE_pf3_offset	WR	0x0	
[21:20]	u1_plda_PCIE_phy_mode	WR	0x0	
[22]	u1_plda_PCIE_pl_clkrem_allow	WR	0x0	
[23]	u1_plda_PCIE_pl_clkreq_oen	RO	0x0	
[25:24]	u1_plda_PCIE_pl_equ_phase	RO	0x0	
[30:26]	u1_plda_PCIE_pl_ltssm	RO	0x0	
[31]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_764**Table 2-525 STG_SYSCONSAIF__SYSCFG_764 Register Description**

Offset	0x2fc			
Default	0x0			
Bit	Name	Access	Default	Description
[4:0]	u1_plda_PCIE_pl_pclk_rate	RO	0x0	
[31:5]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_768**Table 2-526 STG_SYSCONSAIF__SYSCFG_768 Register Description**

Offset	0x300			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_pl_sideband_in_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_772**Table 2-527 STG_SYSCONSAIF__SYSCFG_772 Register Description**

Offset	0x304			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_pl_sideband_in_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_776**Table 2-528 STG_SYSCONSAIF__SYSCFG_776 Register Description**

Offset	0x308			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_pl_sideband_out_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_780**Table 2-529 STG_SYSCONSAIF__SYSCFG_780 Register Description**

Offset	0x30c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_pl_sideband_out_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_784**Table 2-530 STG_SYSCONSAIF__SYSCFG_784 Register Description**

Offset	0x310			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	u1_plda_PCIE_pl_wake_in	WR	0x1	
[1]	u1_plda_PCIE_pl_wake_oen	RO	0x0	
[2]	u1_plda_PCIE_rx_standby_o	RO	0x0	
[31:3]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_788**Table 2-531 STG_SYSCONSAIF__SYSCFG_788 Register Description**

Offset	0x314			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_in_31_0_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_792**Table 2-532 STG_SYSCONSAIF__SYSCFG_792 Register Description**

Offset	0x318			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_in_63_32_	WR	0x0	

STG_SYSCONSAIF__SYSCFG_796**Table 2-533 STG_SYSCONSAIF__SYSCFG_796 Register Description**

Offset	0x31c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_800**Table 2-534 STG_SYSCONSAIF__SYSCFG_800 Register Description**

Offset	0x320			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_804**Table 2-535 STG_SYSCONSAIF__SYSCFG_804 Register Description**

Offset	0x324			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_95_64_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_808**Table 2-536 STG_SYSCONSAIF__SYSCFG_808 Register Description**

Offset	0x328			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_127_96_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_812**Table 2-537 STG_SYSCONSAIF__SYSCFG_812 Register Description**

Offset	0x32c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_159_128_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_816**Table 2-538 STG_SYSCONSAIF__SYSCFG_816 Register Description**

Offset	0x330			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_191_160_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_820**Table 2-539 STG_SYSCONSAIF__SYSCFG_820 Register Description**

Offset	0x334			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_223_192_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_824**Table 2-540 STG_SYSCONSAIF__SYSCFG_824 Register Description**

Offset	0x338			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_255_224_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_828**Table 2-541 STG_SYSCONSAIF__SYSCFG_828 Register Description**

Offset	0x33c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_287_256_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_832**Table 2-542 STG_SYSCONSAIF__SYSCFG_832 Register Description**

Offset	0x340			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_319_288_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_836**Table 2-543 STG_SYSCONSAIF__SYSCFG_836 Register Description**

Offset	0x344			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_351_320_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_840**Table 2-544 STG_SYSCONSAIF__SYSCFG_840 Register Description**

Offset	0x348			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_383_352_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_844**Table 2-545 STG_SYSCONSAIF__SYSCFG_844 Register Description**

Offset	0x34c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_415_384_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_848**Table 2-546 STG_SYSCONSAIF__SYSCFG_848 Register Description**

Offset	0x350			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_447_416_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_852**Table 2-547 STG_SYSCONSAIF__SYSCFG_852 Register Description**

Offset	0x354			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_479_448_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_856**Table 2-548 STG_SYSCONSAIF__SYSCFG_856 Register Description**

Offset	0x358			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_bridge_511_480_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_860**Table 2-549 STG_SYSCONSAIF__SYSCFG_860 Register Description**

Offset	0x35c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_PCIE_31_0_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_864**Table 2-550 STG_SYSCONSAIF__SYSCFG_864 Register Description**

Offset	0x360			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_test_out_PCIE_63_32_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_868**Table 2-551 STG_SYSCONSAIF__SYSCFG_868 Register Description**

Offset	0x364			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_pcie_95_64_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_872**Table 2-552 STG_SYSCONSAIF__SYSCFG_872 Register Description**

Offset	0x368			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_pcie_127_96_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_876**Table 2-553 STG_SYSCONSAIF__SYSCFG_876 Register Description**

Offset	0x36c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_pcie_159_128_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_880**Table 2-554 STG_SYSCONSAIF__SYSCFG_880 Register Description**

Offset	0x370			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_pcie_191_160_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_884**Table 2-555 STG_SYSCONSAIF__SYSCFG_884 Register Description**

Offset	0x374			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_pcie_223_192_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_888**Table 2-556 STG_SYSCONSAIF__SYSCFG_888 Register Description**

Offset	0x378			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_PCIE_255_224_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_892**Table 2-557 STG_SYSCONSAIF__SYSCFG_892 Register Description**

Offset	0x37c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_PCIE_287_256_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_896**Table 2-558 STG_SYSCONSAIF__SYSCFG_896 Register Description**

Offset	0x380			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_PCIE_319_288_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_900**Table 2-559 STG_SYSCONSAIF__SYSCFG_900 Register Description**

Offset	0x384			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_PCIE_351_320_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_904**Table 2-560 STG_SYSCONSAIF__SYSCFG_904 Register Description**

Offset	0x388			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_pcie_test_out_PCIE_383_352_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_908**Table 2-561 STG_SYSCONSAIF__SYSCFG_908 Register Description**

Offset	0x38c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_Test_Out_PCIE_415_384_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_912**Table 2-562 STG_SYSCONSAIF__SYSCFG_912 Register Description**

Offset	0x390			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_Test_Out_PCIE_447_416_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_916**Table 2-563 STG_SYSCONSAIF__SYSCFG_916 Register Description**

Offset	0x394			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_Test_Out_PCIE_479_448_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_920**Table 2-564 STG_SYSCONSAIF__SYSCFG_920 Register Description**

Offset	0x398			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u1_plda_PCIE_Test_Out_PCIE_511_480_	RO	0x0	

STG_SYSCONSAIF__SYSCFG_924**Table 2-565 STG_SYSCONSAIF__SYSCFG_924 Register Description**

Offset	0x39c			
Default	0xc80			
Bit	Name	Access	Default	Description
[0:3]	u1_plda_PCIE_Test_Sel	WR	0x0	
[25:4]	u1_plda_PCIE_TL_Clock_Freq	WR	0xc8	
[31:26]	Reserved	None	0x0	Reserved

STG_SYSCONSAIF__SYSCFG_928**Table 2-566 STG_SYSCONSAIF__SYSCFG_928 Register Description**

Offset	0x3a0			
Default	0x0			
Bit	Name	Access	Default	Description
[15:0]	u1_plda_PCIE_tL_ctrl_hotplug	RO	0x0	
[31:16]	u1_plda_PCIE_tL_report_hotplug	WR	0x0	

STG_SYSCONSAIF__SYSCFG_932**Table 2-567 STG_SYSCONSAIF__SYSCFG_932 Register Description**

Offset	0x3a4			
Default	0x8			
Bit	Name	Access	Default	Description
[1:0]	u1_plda_PCIE_tx_pattern	WR	0x0	
[2:3]	u1_plda_PCIE_usb3_bus_width	WR	0x2	
[4]	u1_plda_PCIE_usb3_phy_enable	WR	0x0	
[6:5]	u1_plda_PCIE_usb3_rate	WR	0x0	
[7]	u1_plda_PCIE_usb3_rx_standby	WR	0x0	
[8]	u1_plda_PCIE_xwdecerr	RO	0x0	
[9]	u1_plda_PCIE_xwerrclr	WR	0x0	
[10]	u1_plda_PCIE_xwsilver	RO	0x0	
[31:11]	Reserved	None	0x0	Reserved

2.8.6. AON SYSCON

The JH7110 system provides the following AON SYSCON Always-ON (AON) control registers which provides clock and reset signals to interfaces with master and/or slave signals.

AON_SYSCONSAIF__SYSCFG_0**Table 2-568 AON_SYSCONSAIF__SYSCFG_0 Register Description**

Offset	0x0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	aon_gp_reg	WR	0x0	

AON_SYSCONSAIF__SYSCFG_4**Table 2-569 AON_SYSCONSAIF__SYSCFG_4 Register Description**

Offset	0x4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	u0_boot_ctrl_boot_status	RO	0x0	
[4:31]	Reserved	None	0x0	Reserved

AON_SYSCONSAIF__SYSCFG_8**Table 2-570 AON_SYSCONSAIF__SYSCFG_8 Register Description**

Offset	0x8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_boot_ctrl_boot_vector_31_0_	RO	0x0	

AON_SYSCONSAIF__SYSCFG_12**Table 2-571 AON_SYSCONSAIF__SYSCFG_12 Register Description**

Offset	0xc			
Default	0x4d540			
Bit	Name	Access	Default	Description
[0:3]	u0_boot_ctrl_boot_vector_35_32_	RO	0x0	
[15:4]	u0_dw_gmac5_axi64_- SCFG_ram_cfg	WR	0xd54	<p>SRAM/ROM configuration.</p> <ul style="list-style-type: none"> • [4]: SLP, sleep enable, high active, default is low. • [5]: SD, shutdown enable, high active, default is low. • [6:7]: RTSEL, timing setting for debug purpose, default is 2'b01 • [8:9]: PTSEL, timing setting for debug purpose, default is 2'b01 • [11:10]: TRB, timing setting for debug purpose, default is 2'b01 • [13:12]: WTSEL, timing setting for debug purpose, default is 2'b01 • [14]: VS, timing setting for debug purpose, default is 1'b1 • [15]: VG, timing setting for debug purpose, default is 1'b1

Table 2-571 AON_SYSCONSAIF__SYSCFG_12 Register Description (continued)

Offset	0xc			
Default	0x4d540			
Bit	Name	Access	Default	Description
[17:16]	u0_dw_gmac5_axi64_- mac_speed_o	RO	0x0	
[20:18]	u0_dw_gmac5_axi64_- phy_intf_sel_i	WR	0x1	<p>Active PHY Selected</p> <p>When you have multiple GMAC PHY interfaces in your configuration, this field indicates the sampled value of the PHY selector during reset de-assertion.</p> <p>Values:</p> <ul style="list-style-type: none"> • 0x0(GMII_MII): GMII or MII • 0x1(RGMII): RGMII • 0x2(SGMII): SGMII • 0x3(TBI): TBI • 0x4(RMII): RMII • 0x5(RTBI): RTBI • 0x6(SMII): SMII • 0x7(RevMII): RevMII
[31:21]	Reserved	None	0x0	Reserved

AON_SYSCONSAIF__SYSCFG_16**Table 2-572 AON_SYSCONSAIF__SYSCFG_16 Register Description**

Offset	0x10			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_dw_gmac5_axi64_ptp_timestamp_o_31_0_	RO	0x0	

AON_SYSCONSAIF__SYSCFG_20**Table 2-573 AON_SYSCONSAIF__SYSCFG_20 Register Description**

Offset	0x14			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_dw_gmac5_axi64_ptp_timestamp_o_63_32_	RO	0x0	

AON_SYSCONSAIF__SYSCFG_24**Table 2-574 AON_SYSCONSAIF__SYSCFG_24 Register Description**

Offset	0x18			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	u0_otpc_chip_mode	RO	0x0	
[1]	u0_otpc_crc_pass	RO	0x0	
[2]	u0_otpc_dbg_enable	RO	0x0	
[31:3]	Reserved	None	0x0	Reserved

AON_SYSCONSAIF__SYSCFG_28**Table 2-575 AON_SYSCONSAIF__SYSCFG_28 Register Description**

Offset	0x1c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_otpc_fl_func_lock	RO	0x0	

AON_SYSCONSAIF__SYSCFG_32**Table 2-576 AON_SYSCONSAIF__SYSCFG_32 Register Description**

Offset	0x20			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_otpc_fl_pll0_lock	RO	0x0	

AON_SYSCONSAIF__SYSCFG_36**Table 2-577 AON_SYSCONSAIF__SYSCFG_36 Register Description**

Offset	0x24			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	u0_otpc_fl_pll1_lock	RO	0x0	

AON_SYSCONSAIF__SYSCFG_40**Table 2-578 AON_SYSCONSAIF__SYSCFG_40 Register Description**

Offset	0x28			
Default	0x20			
Bit	Name	Access	Default	Description
[0]	u0_otpc_fl_sec_boot_lmt	RO	0x0	

Table 2-578 AON_SYSConSAIF__SYSCFG_40 Register Description (continued)

Offset	0x28			
Default	0x20			
Bit	Name	Access	Default	Description
[1]	u0_otpc_fl_xip	RO	0x0	
[2]	u0_otpc_load_busy	RO	0x0	
[3]	u0_reset_ctrl_clr_reset_status	WR	0x0	
[4]	u0_reset_ctrl_pll_timecnt_finish	RO	0x0	
[5]	u0_reset_ctrl_rstn_sw	WR	0x1	
[9:6]	u0_reset_ctrl_sys_reset_status	RO	0x0	
[10:31]	Reserved	None	0x0	Reserved

2.8.7. SYS IOMUX CFG

The JH7110 system provides the following SYS IOMUX CFG registers for system IO multiplexing configuration.

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_0

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO0 - GPIO3.

Table 2-579 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_0 Register Description

Offset	0x0			
Default	0x8010101			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo0_doen_cfg	WR	0x1	<p>The selected OEN signal for GPIO0.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo1_doen_cfg	WR	0x1	<p>The selected OEN signal for GPIO1.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo2_doen_cfg	WR	0x1	<p>The selected OEN signal for GPIO2.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>

Table 2-579 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_0 Register Description (continued)

Offset	0x0			
Default	0x8010101			
Bit	Name	Access	Default	Description
				iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo3_doen_cfg	WR	0x8	The selected OEN signal for GPIO3. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_1

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO4 - GPIO7.

Table 2-580 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_1 Register Description

Offset	0x4			
Default	0x10001			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo4_doen_cfg	WR	0x1	The selected OEN signal for GPIO4. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo5_doen_cfg	WR	0x0	The selected OEN signal for GPIO5. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo6_doen_cfg	WR	0x1	The selected OEN signal for GPIO6. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-580 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_1 Register Description (continued)

Offset	0x4			
Default	0x10001			
Bit	Name	Access	Default	Description
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo7_doen_cfg	WR	0x0	The selected OEN signal for GPIO7. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_2

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO8 - GPIO11.

Table 2-581 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_2 Register Description

Offset	0x8			
Default	0x7010100			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo8_doen_cfg	WR	0x0	The selected OEN signal for GPIO8. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo9_doen_cfg	WR	0x1	The selected OEN signal for GPIO9. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo10_doen_cfg	WR	0x1	The selected OEN signal for GPIO10. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo11_doen_cfg	WR	0x7	The selected OEN signal for GPIO11.

Table 2-581 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_2 Register Description (continued)

Offset	0x8			
Default	0x7010100			
Bit	Name	Access	Default	Description
				The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_3

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO12 - GPIO15.

Table 2-582 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_3 Register Description

Offset	0xc			
Default	0x101			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo12_doen_cfg	WR	0x1	The selected OEN signal for GPIO12. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo13_doen_cfg	WR	0x1	The selected OEN signal for GPIO13. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo14_doen_cfg	WR	0x0	The selected OEN signal for GPIO14. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo15_doen_cfg	WR	0x0	The selected OEN signal for GPIO15. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-582 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_3 Register Description (continued)

Offset	0xc			
Default	0x101			
Bit	Name	Access	Default	Description
[30:31]	Reserved	None	0x0	iomux_fmux (on page 103) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_4

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO16 - GPIO19.

Table 2-583 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_4 Register Description

Offset	0x10			
Default	0x1000000			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo16_doen_cfg	WR	0x0	The selected OEN signal for GPIO16. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo17_doen_cfg	WR	0x0	The selected OEN signal for GPIO17. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo18_doen_cfg	WR	0x0	The selected OEN signal for GPIO18. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo19_doen_cfg	WR	0x1	The selected OEN signal for GPIO19. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-583 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_4 Register Description (continued)

Offset	0x10			
Default	0x1000000			
Bit	Name	Access	Default	Description
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_5

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO20 - GPIO23.

Table 2-584 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_5 Register Description

Offset	0x14			
Default	0x0			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo20_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO20.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo21_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO21.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo22_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO22.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo23_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO23.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_6

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO24 - GPIO27.

Table 2-585 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_6 Register Description

Offset	0x18			
Default	0x0			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo24_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO24.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo25_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO25.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo26_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO26.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo27_doen_cfg	WR	0x0	<p>The selected OEN signal for GPIO27.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_7

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO28 - GPIO31.

Table 2-586 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_7 Register Description

Offset	0x1c			
Default	0x0			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo28_doen_cfg	WR	0x0	The selected OEN signal for GPIO28. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo29_doen_cfg	WR	0x0	The selected OEN signal for GPIO29. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo30_doen_cfg	WR	0x0	The selected OEN signal for GPIO30. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo31_doen_cfg	WR	0x0	The selected OEN signal for GPIO31. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_8

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO32 - GPIO35.

Table 2-587 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_8 Register Description

Offset	0x20			
Default	0x0			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo32_doen_cfg	WR	0x0	The selected OEN signal for GPIO32. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list

Table 2-587 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_8 Register Description (continued)

Offset	0x20			
Default	0x0			
Bit	Name	Access	Default	Description
				0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo33_doen_cfg	WR	0x0	The selected OEN signal for GPIO33. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo34_doen_cfg	WR	0x0	The selected OEN signal for GPIO34. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo35_doen_cfg	WR	0x0	The selected OEN signal for GPIO35. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_9

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO36 - GPIO39.

Table 2-588 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_9 Register Description

Offset	0x24			
Default	0x23220605			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo36_doen_cfg	WR	0x5	The selected OEN signal for GPIO36. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-588 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_9 Register Description (continued)

Offset	0x24			
Default	0x23220605			
Bit	Name	Access	Default	Description
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo37_doen_cfg	WR	0x6	<p>The selected OEN signal for GPIO37.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo38_doen_cfg	WR	0x22	<p>The selected OEN signal for GPIO38.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo39_doen_cfg	WR	0x23	<p>The selected OEN signal for GPIO39.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_10

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO40 - GPIO43.

Table 2-589 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_10 Register Description

Offset	0x28			
Default	0x10000001			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo40_doen_cfg	WR	0x1	<p>The selected OEN signal for GPIO40.</p> <p>The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.</p>
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo41_doen_cfg	WR	0x0	The selected OEN signal for GPIO41.

Table 2-589 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_10 Register Description (continued)

Offset	0x28			
Default	0x1000001			
Bit	Name	Access	Default	Description
				The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo42_doen_cfg	WR	0x0	The selected OEN signal for GPIO42. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo43_doen_cfg	WR	0x1	The selected OEN signal for GPIO43. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_11

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO44 - GPIO47.

Table 2-590 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_11 Register Description

Offset	0x2c			
Default	0x1000001			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo44_doen_cfg	WR	0x1	The selected OEN signal for GPIO44. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo45_doen_cfg	WR	0x0	The selected OEN signal for GPIO45. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-590 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_11 Register Description (continued)

Offset	0x2c			
Default	0x10000001			
Bit	Name	Access	Default	Description
				iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo46_doen_cfg	WR	0x0	The selected OEN signal for GPIO46. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo47_doen_cfg	WR	0x1	The selected OEN signal for GPIO47. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_12

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO48 - GPIO51.

Table 2-591 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_12 Register Description

Offset	0x30			
Default	0xe010d0d			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo48_doen_cfg	WR	0xd	The selected OEN signal for GPIO48. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo49_doen_cfg	WR	0xd	The selected OEN signal for GPIO49. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-591 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_12 Register Description (continued)

Offset	0x30			
Default	0xe010d0d			
Bit	Name	Access	Default	Description
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo50_doen_cfg	WR	0x1	The selected OEN signal for GPIO50. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo51_doen_cfg	WR	0xe	The selected OEN signal for GPIO51. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_13

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO52 - GPIO55.

Table 2-592 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_13 Register Description

Offset	0x34			
Default	0x1d011c1c			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo52_doen_cfg	WR	0x1c	The selected OEN signal for GPIO52. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo53_doen_cfg	WR	0x1c	The selected OEN signal for GPIO53. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo54_doen_cfg	WR	0x1	The selected OEN signal for GPIO54.

Table 2-592 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_13 Register Description (continued)

Offset	0x34			
Default	0x1d011c1c			
Bit	Name	Access	Default	Description
				The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo55_doen_cfg	WR	0x1d	The selected OEN signal for GPIO55. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_14

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO56 - GPIO59.

Table 2-593 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_14 Register Description

Offset	0x38			
Default	0x25012424			
Bit	Name	Access	Default	Description
5:0]	sys_iomux_gpo56_doen_cfg	WR	0x24	The selected OEN signal for GPIO56. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo57_doen_cfg	WR	0x24	The selected OEN signal for GPIO57. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo58_doen_cfg	WR	0x1	The selected OEN signal for GPIO58. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-593 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_14 Register Description (continued)

Offset	0x38			
Default	0x25012424			
Bit	Name	Access	Default	Description
				iomux_fmux (on page 103) for more information.
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo59_doen_cfg	WR	0x25	The selected OEN signal for GPIO59. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_15

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO60 - GPIO63.

Table 2-594 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_15 Register Description

Offset	0x3c			
Default	0x29012828			
Bit	Name	Access	Default	Description
[5:0]	sys_iomux_gpo60_doen_cfg	WR	0x28	The selected OEN signal for GPIO60. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[6:7]	Reserved	None	0x0	Reserved
[13:8]	sys_iomux_gpo61_doen_cfg	WR	0x28	The selected OEN signal for GPIO61. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15:14]	Reserved	None	0x0	Reserved
[21:16]	sys_iomux_gpo62_doen_cfg	WR	0x1	The selected OEN signal for GPIO62. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.

Table 2-594 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_15 Register Description (continued)

Offset	0x3c			
Default	0x29012828			
Bit	Name	Access	Default	Description
[23:22]	Reserved	None	0x0	Reserved
[24:29]	sys_iomux_gpo63_doen_cfg	WR	0x29	The selected OEN signal for GPIO63. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-49. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_16

The register can be used to configure the selected output signal for GPIO0 - GPIO3.

Table 2-595 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_16 Register Description

Offset	0x40			
Default	0x16000000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo0_dout_cfg	WR	0x0	The selected output signal for GPIO0. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo1_dout_cfg	WR	0x0	The selected output signal for GPIO1. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo2_dout_cfg	WR	0x0	The selected output signal for GPIO2. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0_sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo3_dout_cfg	WR	0x16	The selected output signal for GPIO3.

Table 2-595 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_16 Register Description (continued)

Offset	0x40			
Default	0x16000000			
Bit	Name	Access	Default	Description
				The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_17

The register can be used to configure the selected output signal for GPIO4 - GPIO7.

Table 2-596 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_17 Register Description

Offset	0x44			
Default	0x1400			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo4_dout_cfg	WR	0x0	The selected output signal for GPIO4. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo5_dout_cfg	WR	0x14	The selected output signal for GPIO5. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo6_dout_cfg	WR	0x0	The selected output signal for GPIO6. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo7_dout_cfg	WR	0x0	The selected output signal for GPIO7. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-596 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_17 Register Description (continued)

Offset	0x44			
Default	0x1400			
Bit	Name	Access	Default	Description
[31]	Reserved	None	0x0	sys_iomux_fmux (on page 103) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_18

The register can be used to configure the selected output signal for GPIO8 - GPIO11.

Table 2-597 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_18 Register Description

Offset	0x48			
Default	0x15000000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo8_dout_cfg	WR	0x0	The selected output signal for GPIO8. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo9_dout_cfg	WR	0x0	The selected output signal for GPIO9. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo10_dout_cfg	WR	0x0	The selected output signal for GPIO10. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo11_dout_cfg	WR	0x15	The selected output signal for GPIO11. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-597 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_18 Register Description (continued)

Offset	0x48			
Default	0x15000000			
Bit	Name	Access	Default	Description
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_19

The register can be used to configure the selected output signal for GPIO12 - GPIO15.

Table 2-598 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_19 Register Description

Offset	0x4c			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo12_dout_cfg	WR	0x0	<p>The selected output signal for GPIO12.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo13_dout_cfg	WR	0x0	<p>The selected output signal for GPIO13.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo14_dout_cfg	WR	0x0	<p>The selected output signal for GPIO14.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo15_dout_cfg	WR	0x0	<p>The selected output signal for GPIO15.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_20

The register can be used to configure the selected output signal for GPIO16 - GPIO19.

Table 2-599 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_20 Register Description

Offset	0x50			
Default	0x550000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo16_dout_cfg	WR	0x0	The selected output signal for GPIO16. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo17_dout_cfg	WR	0x0	The selected output signal for GPIO17. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo18_dout_cfg	WR	0x55	The selected output signal for GPIO18. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo19_dout_cfg	WR	0x0	The selected output signal for GPIO19. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_21

The register can be used to configure the selected output signal for GPIO20 - GPIO23.

Table 2-600 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_21 Register Description

Offset	0x54			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo20_dout_cfg	WR	0x0	The selected output signal for GPIO20. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo21_dout_cfg	WR	0x0	The selected output signal for GPIO21. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo22_dout_cfg	WR	0x0	The selected output signal for GPIO22. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo23_dout_cfg	WR	0x0	The selected output signal for GPIO23. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_22

The register can be used to configure the selected output signal for GPIO24 - GPIO27.

Table 2-601 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_22 Register Description

Offset	0x58			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo24_dout_cfg	WR	0x0	The selected output signal for GPIO24. The register value indicates the selected GPIO output signal index from GPIO output signal list

Table 2-601 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_22 Register Description (continued)

Offset	0x58			
Default	0x0			
Bit	Name	Access	Default	Description
				0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo25_dout_cfg	WR	0x0	The selected output signal for GPIO25. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo26_dout_cfg	WR	0x0	The selected output signal for GPIO26. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo27_dout_cfg	WR	0x0	The selected output signal for GPIO27. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_23

The register can be used to configure the selected output signal for GPIO28 - GPIO31.

Table 2-602 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_23 Register Description

Offset	0x5c			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo28_dout_cfg	WR	0x0	The selected output signal for GPIO28. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-602 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_23 Register Description (continued)

Offset	0x5c			
Default	0x0			
Bit	Name	Access	Default	Description
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo29_dout_cfg	WR	0x0	<p>The selected output signal for GPIO29.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo30_dout_cfg	WR	0x0	<p>The selected output signal for GPIO30.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo31_dout_cfg	WR	0x0	<p>The selected output signal for GPIO31.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_24

The register can be used to configure the selected output signal for GPIO32 - GPIO35.

Table 2-603 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_24 Register Description

Offset	0x60			
Default	0xd000000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo32_dout_cfg	WR	0x0	<p>The selected output signal for GPIO32.</p> <p>The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.</p>
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo33_dout_cfg	WR	0x0	The selected output signal for GPIO33.

Table 2-603 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_24 Register Description (continued)

Offset	0x60			
Default	0xd000000			
Bit	Name	Access	Default	Description
				The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo34_dout_cfg	WR	0x0	The selected output signal for GPIO34. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo35_dout_cfg	WR	0xd	The selected output signal for GPIO35. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_25

The register can be used to configure the selected output signal for GPIO36 - GPIO39.

Table 2-604 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_25 Register Description

Offset	0x64			
Default	0x54530f0e			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo36_dout_cfg	WR	0xe	The selected output signal for GPIO36. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo37_dout_cfg	WR	0xf	The selected output signal for GPIO37. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-604 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_25 Register Description (continued)

Offset	0x64			
Default	0x54530f0e			
Bit	Name	Access	Default	Description
				sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo38_dout_cfg	WR	0x53	The selected output signal for GPIO38. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo39_dout_cfg	WR	0x54	The selected output signal for GPIO39. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_26

The register can be used to configure the selected output signal for GPIO40 - GPIO43.

Table 2-605 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_26 Register Description

Offset	0x68			
Default	0x4e4f00			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo40_dout_cfg	WR	0x0	The selected output signal for GPIO40. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo41_dout_cfg	WR	0x4f	The selected output signal for GPIO41. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-605 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_26 Register Description (continued)

Offset	0x68			
Default	0x4e4f00			
Bit	Name	Access	Default	Description
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo42_dout_cfg	WR	0x4e	The selected output signal for GPIO42. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo43_dout_cfg	WR	0x0	The selected output signal for GPIO43. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_27

The register can be used to configure the selected output signal for GPIO44 - GPIO47.

Table 2-606 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_27 Register Description

Offset	0x6c			
Default	0x5b5c00			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo44_dout_cfg	WR	0x0	The selected output signal for GPIO44. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo45_dout_cfg	WR	0x5c	The selected output signal for GPIO45. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo46_dout_cfg	WR	0x5b	The selected output signal for GPIO46.

Table 2-606 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_27 Register Description (continued)

Offset	0x6c			
Default	0x5b5c00			
Bit	Name	Access	Default	Description
				The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo47_dout_cfg	WR	0x0	The selected output signal for GPIO47. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_28

The register can be used to configure the selected output signal for GPIO48 - GPIO51.

Table 2-607 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_28 Register Description

Offset	0x70			
Default	0x20001e1f			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo48_dout_cfg	WR	0x1f	The selected output signal for GPIO48. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo49_dout_cfg	WR	0x1e	The selected output signal for GPIO49. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo50_dout_cfg	WR	0x0	The selected output signal for GPIO50. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-607 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_28 Register Description (continued)

Offset	0x70			
Default	0x20001e1f			
Bit	Name	Access	Default	Description
				sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo51_dout_cfg	WR	0x20	The selected output signal for GPIO51. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_29

The register can be used to configure the selected output signal for GPIO52 - GPIO55.

Table 2-608 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_29 Register Description

Offset	0x74			
Default	0x4b00494a			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo52_dout_cfg	WR	0x4a	The selected output signal for GPIO52. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo53_dout_cfg	WR	0x49	The selected output signal for GPIO53. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo54_dout_cfg	WR	0x0	The selected output signal for GPIO54. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-608 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_29 Register Description (continued)

Offset	0x74			
Default	0x4b00494a			
Bit	Name	Access	Default	Description
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo55_dout_cfg	WR	0x4b	The selected output signal for GPIO55. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_30

The register can be used to configure the selected output signal for GPIO56 - GPIO59.

Table 2-609 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_30 Register Description

Offset	0x78			
Default	0x58005657			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo56_dout_cfg	WR	0x57	The selected output signal for GPIO56. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo57_dout_cfg	WR	0x56	The selected output signal for GPIO57. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo58_dout_cfg	WR	0x0	The selected output signal for GPIO58. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo59_dout_cfg	WR	0x58	The selected output signal for GPIO59.

Table 2-609 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_30 Register Description (continued)

Offset	0x78			
Default	0x58005657			
Bit	Name	Access	Default	Description
				The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_31

The register can be used to configure the selected output signal for GPIO60 - GPIO63.

Table 2-610 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_31 Register Description

Offset	0x7c			
Default	0x5f005d5e			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpo60_dout_cfg	WR	0x5e	The selected output signal for GPIO60. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpo61_dout_cfg	WR	0x5d	The selected output signal for GPIO61. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpo62_dout_cfg	WR	0x0	The selected output signal for GPIO62. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpo63_dout_cfg	WR	0x5f	The selected output signal for GPIO63. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-107. See Table 2-44 : GPIO OEN List for u0 - sys_iomux_fmux (on page 103) for more information.

Table 2-610 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_31 Register Description (continued)

Offset	0x7c			
Default	0x5f005d5e			
Bit	Name	Access	Default	Description
				sys_iomux_fmux (on page 103) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_32

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-611 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_32 Register Description

Offset	0x80			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_WAVE511_i_-uart_rxsin_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_can_ctrl_rxd_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_cdn_usb_over-current_n_io_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_cdns_spdif_spdi-fi_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_33

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-612 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_33 Register Description

Offset	0x84			
Default	0x2			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_clkrst_src_by-pass_jtag_trstn_cfg	WR	0x2	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_dom_vout_top_u0_hdmi_tx_pin_cec_sda_in_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_dom_vout_top_u0_hdmi_tx_pin_ddc_scl_in_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_dom_vout_top_u0_hdmi_tx_pin_ddc_sda_in_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_34

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-613 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_34 Register Description

Offset	0x88			
Default	0x272600			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_dom_vout_top_u0_hdmi_tx_pin_hpd_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_dw_i2c_ic_clk_in_a_cfg	WR	0x26	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved

Table 2-613 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_34 Register Description (continued)

Offset	0x88			
Default	0x272600			
Bit	Name	Access	Default	Description
[22:16]	sys_iomux_gpi_u0_dw_i2c_ic_data_in_a_cfg	WR	0x27	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_dw_sdio_card_detect_n_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_35

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-614 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_35 Register Description

Offset	0x8c			
Default	0xb080000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_dw_sdio_card_int_n_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_dw_sdio_card_write_ptr_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_dw_uart_sin_cfg	WR	0x8	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_hifi4_JTCK_cfg	WR	0xb	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_36

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-615 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_36 Register Description

Offset	0x90			
Default	0x40f0e0c			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_hifi4_JTDI_cfg	WR	0xc	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_hifi4_JTMS_cfg	WR	0xe	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_hifi4_JTRSTn_cfg	WR	0xf	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_jtag_certification_tdi_cfg	WR	0x4	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_37

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-616 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_37 Register Description

Offset	0x94			
Default	0x6			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_jtag_certification_tms_cfg	WR	0x6	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved

Table 2-616 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_37 Register Description (continued)

Offset	0x94			
Default	0x6			
Bit	Name	Access	Default	Description
[14:8]	sys_iomux_gpi_u0_pdm_4mic_d-mic0_din_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_pdm_4mic_d-mic1_din_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_saif_audio_s-din_mux_i2srx_ext_sdin0_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_38

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-617 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_38 Register Description

Offset	0x98			
Default	0x32330000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_saif_audio_s-din_mux_i2srx_ext_sdin1_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_saif_audio_s-din_mux_i2srx_ext_sdin2_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_ssp_spi_SSP-CLKIN_cfg	WR	0x33	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved

Table 2-617 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_38 Register Description (continued)

Offset	0x98			
Default	0x32330000			
Bit	Name	Access	Default	Description
[30:24]	sys_iomux_gpi_u0_ssp_spi_-SSPFSSIN_cfg	WR	0x32	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_39

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-618 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_39 Register Description

Offset	0x9c			
Default	0x334			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_ssp_spi_-SSPRXD_cfg	WR	0x34	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_sys_crg_clk_j-tag_tck_cfg	WR	0x3	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_sys_crg_ext_m-clk_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_sys_crg_i2srx_b-clk_slv_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_40

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-619 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_40 Register Description

Offset	0xa0			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_sys_crg_i2srx_lr-ck_slv_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_sys_crg_i2stx_b-ck_slv_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u0_sys_crg_i2stx_lr-ck_slv_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u0_sys_crg_tdm_-clk_slv_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_41

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-620 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_41 Register Description

Offset	0xa4			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u0_tdm16slot_-PCM_RXD_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u0_tdm16slot_-PCM_SYNCIN_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved

Table 2-620 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_41 Register Description (continued)

Offset	0xa4			
Default	0x0			
Bit	Name	Access	Default	Description
[22:16]	sys_iomux_gpi_u1_can_ctrl_rxd_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u1_dw_i2c_ic_clk_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_42

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-621 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_42 Register Description

Offset	0xa8			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u1_dw_i2c_ic_data_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u1_dw_sdio_card_detect_n_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u1_dw_sdio_card_int_n_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u1_dw_sdio_card_write_prt_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_43

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-622 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_43 Register Description

Offset	0xac			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u1_dw_sdio_cda_in_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u1_dw_sdio_cda_in_0_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u1_dw_sdio_cda_in_1_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u1_dw_sdio_cda_in_2_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_44

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-623 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_44 Register Description

Offset	0xb0			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u1_dw_sdio_cda_in_3_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved

Table 2-623 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_44 Register Description (continued)

Offset	0xb0			
Default	0x0			
Bit	Name	Access	Default	Description
[14:8]	sys_iomux_gpi_u1_dw_sdio_cda-ta_in_4_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u1_dw_sdio_cda-ta_in_5_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u1_dw_sdio_cda-ta_in_6_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_45

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-624 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_45 Register Description

Offset	0xb4			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u1_dw_sdio_cda-ta_in_7_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u1_dw_sdio_data_-strobe_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u1_dw_uart_cts_n_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved

Table 2-624 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_45 Register Description (continued)

Offset	0xb4			
Default	0x0			
Bit	Name	Access	Default	Description
[30:24]	sys_iomux_gpi_u1_dw_uart_sin_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_46

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-625 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_46 Register Description

Offset	0xb8			
Default	0x383637			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u1_ssp_spi_SSP-CLKIN_cfg	WR	0x37	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u1_ssp_spi-SSPFSSIN_cfg	WR	0x36	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u1_ssp_spi-SSPRXD_cfg	WR	0x38	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u2_dw_i2c_ic_clk-in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_47

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-626 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_47 Register Description

Offset	0xbc			
Default	0x2a2d00			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u2_dw_i2c_ic_data_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u2_dw_uart_cts_n_cfg	WR	0x2d	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u2_dw_uart_sin_cfg	WR	0x2a	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u2_ssp_spi_SSP-CLKIN_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_48

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-627 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_48 Register Description

Offset	0xc0			
Default	0x29280000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u2_ssp_spi_-SSPFSSIN_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u2_ssp_spi_-SSPRXD_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved

Table 2-627 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_48 Register Description (continued)

Offset	0xc0			
Default	0x29280000			
Bit	Name	Access	Default	Description
[22:16]	sys_iomux_gpi_u3_dw_i2c_ic_clk_in_a_cfg	WR	0x28	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u3_dw_i2c_ic_data_in_a_cfg	WR	0x29	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_49

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-628 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_49 Register Description

Offset	0xc4			
Default	0x3c3a3b15			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u3_dw_uart_sin_cfg	WR	0x15	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u3_ssp_spi_SSP-CLKIN_cfg	WR	0x3b	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u3_ssp_spi_-SSPFSSIN_cfg	WR	0x3a	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u3_ssp_spi_-SSPRXD_cfg	WR	0x3c	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_50

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-629 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_50 Register Description

Offset	0xc8			
Default	0x2e310000			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u4_dw_i2c_ic_clk_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u4_dw_i2c_ic_data_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u4_dw_uart_cts_n_cfg	WR	0x31	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u4_dw_uart_sin_cfg	WR	0x2e	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_51

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-630 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_51 Register Description

Offset	0xcc			
Default	0x403e3f			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u4_ssp_spi_SSP-CLKIN_cfg	WR	0x3f	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved

Table 2-630 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_51 Register Description (continued)

Offset	0xcc			
Default	0x403e3f			
Bit	Name	Access	Default	Description
[14:8]	sys_iomux_gpi_u4_ssp_spi_-SSPFSSIN_cfg	WR	0x3e	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u4_ssp_spi_-SSPRXD_cfg	WR	0x40	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u5_dw_i2c_ic_clk_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_52

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-631 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_52 Register Description

Offset	0xd0			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u5_dw_i2c_ic_data_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u5_dw_uart_cts_n_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u5_dw_uart_sin_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved

Table 2-631 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_52 Register Description (continued)

Offset	0xd0			
Default	0x0			
Bit	Name	Access	Default	Description
[30:24]	sys_iomux_gpi_u5_ssp_spi_SSP-CLKIN_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_53

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-632 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_53 Register Description

Offset	0xd4			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u5_ssp_spi_-SSPFSSIN_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u5_ssp_spi_-SSPRXD_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u6_dw_i2c_ic_clk_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23]	Reserved	None	0x0	Reserved
[30:24]	sys_iomux_gpi_u6_dw_i2c_ic_data_in_a_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_54

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-633 SYS_IOMUX_CFGSAIF__SYSCFG_FMUX_54 Register Description

Offset	0xd8			
Default	0x0			
Bit	Name	Access	Default	Description
[6:0]	sys_iomux_gpi_u6_ssp_spi_SSP-CLKIN_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[7]	Reserved	None	0x0	Reserved
[14:8]	sys_iomux_gpi_u6_ssp_spi-SSPFSSIN_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15]	Reserved	None	0x0	Reserved
[22:16]	sys_iomux_gpi_u6_ssp_spi-SSPRXD_cfg	WR	0x0	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31:23]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_55**Table 2-634 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_55 Register Description**

Offset	0xdc			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	sys_gpioen_0_reg	WR	0x0	Enable GPIO IRQ function
[1:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_56**Table 2-635 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_56 Register Description**

Offset	0xe0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpiois_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Edge trigger • 0: Level trigger

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_57**Table 2-636 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_57 Register Description**

Offset	0xe4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpiois_1_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Edge trigger • 0: Level trigger

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_58**Table 2-637 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_58 Register Description**

Offset	0xe8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioic_0_reg	WR	0x0	<ul style="list-style-type: none"> • Do not clear the register • Clear the register

**Note:**

You can also write 0 and 1 sequentially to clear edge IRQ.

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_59**Table 2-638 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_59 Register Description**

Offset	0xec			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioic_1_reg	WR	0x0	<ul style="list-style-type: none"> • Do not clear the register • Clear the register

**Note:**

You can also write 0 and 1 sequentially to clear edge IRQ.

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_60**Table 2-639 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_60 Register Description**

Offset	0xf0			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioibe_0_reg	WR	0x0	<ul style="list-style-type: none"> • Trigger on both edges • Trigger on a single edge

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_61**Table 2-640 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_61 Register Description**

Offset	0xf4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioibe_1_reg	WR	0x0	<ul style="list-style-type: none"> • Trigger on both edges • Trigger on a single edge

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_62**Table 2-641 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_62 Register Description**

Offset	0xf8			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioiev_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Positive/Low • 0: Negative/High

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_63**Table 2-642 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_63 Register Description**

Offset	0xfc			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioiev_1_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Positive/Low • 0: Negative/High

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_64**Table 2-643 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_64 Register Description**

Offset	0x100			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioie_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Unmask • 0: Mask

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_65**Table 2-644 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_65 Register Description**

Offset	0x104			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpioie_1_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Unmask • 0: Mask

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_66**Table 2-645 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_66 Register Description**

Offset	0x108			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gprioris_0_reg	RO	0x0	Status of the edge trigger. The register can be cleared by writing gpio ic.

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_67**Table 2-646 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_67 Register Description**

Offset	0x10c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gprioris_1_reg	RO	0x0	Status of the edge trigger. The register can be cleared by writing gpio ic.

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_68**Table 2-647 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_68 Register Description**

Offset	0x110			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpiomis_0_reg	RO	0x0	The masked GPIO IRQ status

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_69**Table 2-648 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_69 Register Description**

Offset	0x114			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpiomis_1_reg	RO	0x0	The masked GPIO IRQ status

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_70**Table 2-649 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_70 Register Description**

Offset	0x118			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpio_in_sync2_0_reg	RO	0x0	Status of the gpio_in after synchronization

SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_71**Table 2-650 SYS_IOMUX_CFGSAIF__SYSCFG_IOIRQ_71 Register Description**

Offset	0x11c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:31]	sys_gpio_in_sync2_1_reg	RO	0x0	Status of the gpio_in after synchronization

SYS_IOMUX_CFG_SAIF__SYSCFG_288

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFC_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-651 SYS_IOMUX_CFG_SAIF__SYSCFG_288 Register Description

Offset	0x120			
Default	0x11			
Bit	Name	Access	Default	Description
[0]	PADCFC_PAD_GPIO0_IE	WR	0x1	<i>Input Enable (IE) Controller:</i>

Table 2-651 SYS_IOMUX_CFG_SAIF_SYSCFG_288 Register Description (continued)

Offset	0x120			
Default	0x11			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO0_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO0_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO0_PD	WR	0x1	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO0_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO0_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO0_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_292

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-652 SYS_IOMUX_CFG_SAIF_SYSCFG_292 Register Description

Offset	0x124			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO1_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO1_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO1_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO1_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO1_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO1_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO1_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_296

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-653 SYS_IOMUX_CFG_SAIF_SYSCFG_296 Register Description

Offset	0x128			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO2_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO2_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO2_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO2_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO2_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO2_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO2_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_300

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-654 SYS_IOMUX_CFG_SAIF_SYSCFG_300 Register Description

Offset	0x12c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO3_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO3_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO3_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO3_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO3_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO3_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO3_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_304

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-655 SYS_IOMUX_CFG_SAIF_SYSCFG_304 Register Description

Offset	0x130			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO4_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO4_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO4_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO4_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO4_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO4_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO4_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_308

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-656 SYS_IOMUX_CFG_SAIF_SYSCFG_308 Register Description

Offset	0x134			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO5_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO5_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO5_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO5_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO5_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO5_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO5_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_312

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-657 SYS_IOMUX_CFG_SAIF_SYSCFG_312 Register Description

Offset	0x138			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO6_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO6_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO6_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO6_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO6_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO6_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO6_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_316

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-658 SYS_IOMUX_CFG_SAIF_SYSCFG_316 Register Description

Offset	0x13c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO7_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO7_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO7_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO7_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO7_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO7_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO7_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_320

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-659 SYS_IOMUX_CFG_SAIF_SYSCFG_320 Register Description

Offset	0x140			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO8_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO8_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO8_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO8_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO8_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO8_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO8_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_324

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-660 SYS_IOMUX_CFG_SAIF_SYSCFG_324 Register Description

Offset	0x144			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO9_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO9_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO9_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO9_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO9_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO9_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO9_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_328

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-661 SYS_IOMUX_CFG_SAIF_SYSCFG_328 Register Description

Offset	0x148			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO10_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO10_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO10_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO10_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO10_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO10_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO10_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_332

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-662 SYS_IOMUX_CFG_SAIF_SYSCFG_332 Register Description

Offset	0x14c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO11_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO11_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO11_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO11_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO11_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO11_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO11_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_336

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-663 SYS_IOMUX_CFG_SAIF_SYSCFG_336 Register Description

Offset	0x150			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO12_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO12_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO12_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO12_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO12_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO12_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO12_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_340

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-664 SYS_IOMUX_CFG_SAIF_SYSCFG_340 Register Description

Offset	0x154			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO13_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO13_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO13_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO13_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO13_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO13_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO13_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_344

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-665 SYS_IOMUX_CFG_SAIF_SYSCFG_344 Register Description

Offset	0x158			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO14_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO14_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO14_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO14_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO14_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO14_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO14_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_348

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-666 SYS_IOMUX_CFG_SAIF_SYSCFG_348 Register Description

Offset	0x15c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO15_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO15_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO15_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO15_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO15_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO15_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO15_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_352

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-667 SYS_IOMUX_CFG_SAIF_SYSCFG_352 Register Description

Offset	0x160			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO16_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO16_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO16_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO16_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO16_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO16_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO16_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_356

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-668 SYS_IOMUX_CFG_SAIF_SYSCFG_356 Register Description

Offset	0x164			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO17_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO17_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO17_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO17_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO17_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO17_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO17_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_360

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-669 SYS_IOMUX_CFG_SAIF_SYSCFG_360 Register Description

Offset	0x168			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO18_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO18_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO18_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO18_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO18_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO18_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO18_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_364

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-670 SYS_IOMUX_CFG_SAIF_SYSCFG_364 Register Description

Offset	0x16c			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO19_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO19_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO19_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO19_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO19_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO19_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO19_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_368

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-671 SYS_IOMUX_CFG_SAIF_SYSCFG_368 Register Description

Offset	0x170			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO20_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO20_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO20_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO20_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO20_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO20_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO20_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_372

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-672 SYS_IOMUX_CFG_SAIF_SYSCFG_372 Register Description

Offset	0x174			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO21_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO21_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO21_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO21_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO21_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO21_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO21_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_376

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-673 SYS_IOMUX_CFG_SAIF_SYSCFG_376 Register Description

Offset	0x178			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO22_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO22_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO22_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO22_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO22_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO22_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO22_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_380

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-674 SYS_IOMUX_CFG_SAIF_SYSCFG_380 Register Description

Offset	0x17c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO23_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO23_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO23_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO23_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO23_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO23_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO23_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_384

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-675 SYS_IOMUX_CFG_SAIF_SYSCFG_384 Register Description

Offset	0x180			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO24_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO24_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO24_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO24_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO24_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO24_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO24_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_388

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-676 SYS_IOMUX_CFG_SAIF_SYSCFG_388 Register Description

Offset	0x184			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO25_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO25_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO25_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO25_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO25_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO25_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO25_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_392

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-677 SYS_IOMUX_CFG_SAIF_SYSCFG_392 Register Description

Offset	0x188			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO26_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO26_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO26_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO26_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO26_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO26_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO26_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_396

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-678 SYS_IOMUX_CFG_SAIF_SYSCFG_396 Register Description

Offset	0x18c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO27_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO27_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO27_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO27_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO27_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO27_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO27_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_400

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-679 SYS_IOMUX_CFG_SAIF_SYSCFG_400 Register Description

Offset	0x190			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO28_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO28_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO28_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO28_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO28_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO28_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO28_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_404

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-680 SYS_IOMUX_CFG_SAIF_SYSCFG_404 Register Description

Offset	0x194			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO29_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO29_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO29_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO29_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO29_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO29_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO29_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_408

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-681 SYS_IOMUX_CFG_SAIF_SYSCFG_408 Register Description

Offset	0x198			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO30_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO30_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO30_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO30_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO30_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO30_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO30_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_412

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-682 SYS_IOMUX_CFG_SAIF_SYSCFG_412 Register Description

Offset	0x19c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO31_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO31_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO31_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO31_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO31_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO31_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO31_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_416

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-683 SYS_IOMUX_CFG_SAIF_SYSCFG_416 Register Description

Offset	0x1a0			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO32_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO32_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO32_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO32_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO32_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO32_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO32_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_420

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-684 SYS_IOMUX_CFG_SAIF_SYSCFG_420 Register Description

Offset	0x1a4			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO33_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO33_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO33_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO33_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO33_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO33_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO33_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_424

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-685 SYS_IOMUX_CFG_SAIF_SYSCFG_424 Register Description

Offset	0x1a8			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO34_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO34_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO34_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO34_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO34_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO34_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO34_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_428

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-686 SYS_IOMUX_CFG_SAIF_SYSCFG_428 Register Description

Offset	0x1ac			
Default	0x11			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO35_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO35_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO35_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO35_PD	WR	0x1	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO35_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO35_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO35_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_432

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-687 SYS_IOMUX_CFG_SAIF_SYSCFG_432 Register Description

Offset	0x1b0			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO36_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO36_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO36_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO36_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO36_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO36_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO36_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_436

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-688 SYS_IOMUX_CFG_SAIF_SYSCFG_436 Register Description

Offset	0x1b4			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO37_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO37_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO37_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO37_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO37_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO37_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO37_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_440

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-689 SYS_IOMUX_CFG_SAIF_SYSCFG_440 Register Description

Offset	0x1b8			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO38_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO38_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO38_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO38_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO38_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO38_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO38_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_444

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-690 SYS_IOMUX_CFG_SAIF_SYSCFG_444 Register Description

Offset	0x1bc			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO39_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO39_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO39_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO39_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO39_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO39_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO39_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_448

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-691 SYS_IOMUX_CFG_SAIF_SYSCFG_448 Register Description

Offset	0x1c0			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO40_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO40_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO40_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO40_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO40_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO40_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO40_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_452

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-692 SYS_IOMUX_CFG_SAIF_SYSCFG_452 Register Description

Offset	0x1c4			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO41_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO41_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO41_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO41_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO41_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO41_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO41_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_456

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-693 SYS_IOMUX_CFG_SAIF_SYSCFG_456 Register Description

Offset	0x1c8			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO42_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO42_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO42_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO42_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO42_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO42_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO42_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_460

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-694 SYS_IOMUX_CFG_SAIF_SYSCFG_460 Register Description

Offset	0x1cc			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO43_IE	WR	0x1	<i>Input Enable (IE) Controller:</i> <ul style="list-style-type: none">• 1: Enable the receiver• 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO43_DS	WR	0x0	<i>Output Drive Strength (DS):</i> <ul style="list-style-type: none">• 00: The rated drive strength is 2 mA.• 01: The rated drive strength is 4 mA.• 10: The rated drive strength is 8 mA.• 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO43_PU	WR	0x1	<i>Pull-Up (PU) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[4]	PADCFG_PAD_GPIO43_PD	WR	0x0	<i>Pull-Down (PD) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[5]	PADCFG_PAD_GPIO43_SLEW	WR	0x0	<i>Slew Rate Control:</i> <ul style="list-style-type: none">• 0: Slow (Half frequency)• 1: Fast
[6]	PADCFG_PAD_GPIO43_SMT	WR	0x0	<i>Active high Schmitt (SMT) trigger selector:</i> <ul style="list-style-type: none">• 0: No hysteresis• 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO43_POS	WR	0x0	<i>Power-on-Start (POS) enabler:</i> <ul style="list-style-type: none">• 1: Enable active pull down for loss of core power• 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_464

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-695 SYS_IOMUX_CFG_SAIF_SYSCFG_464 Register Description

Offset	0x1d0			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO44_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO44_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO44_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO44_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO44_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO44_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO44_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_468

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-696 SYS_IOMUX_CFG_SAIF_SYSCFG_468 Register Description

Offset	0x1d4			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO45_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO45_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO45_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO45_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO45_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO45_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO45_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_472

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-697 SYS_IOMUX_CFG_SAIF_SYSCFG_472 Register Description

Offset	0x1d8			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO46_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO46_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO46_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO46_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO46_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO46_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO46_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_476

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-698 SYS_IOMUX_CFG_SAIF_SYSCFG_476 Register Description

Offset	0x1dc			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO47_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO47_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO47_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO47_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO47_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO47_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO47_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_480

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-699 SYS_IOMUX_CFG_SAIF_SYSCFG_480 Register Description

Offset	0x1e0			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO48_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO48_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO48_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO48_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO48_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO48_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO48_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_484

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-700 SYS_IOMUX_CFG_SAIF_SYSCFG_484 Register Description

Offset	0x1e4			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO49_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO49_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO49_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO49_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO49_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO49_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO49_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_488

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-701 SYS_IOMUX_CFG_SAIF_SYSCFG_488 Register Description

Offset	0x1e8			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO50_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO50_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO50_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO50_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO50_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO50_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO50_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_492

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-702 SYS_IOMUX_CFG_SAIF_SYSCFG_492 Register Description

Offset	0x1ec			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO51_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO51_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO51_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO51_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO51_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO51_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO51_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_496

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-703 SYS_IOMUX_CFG_SAIF_SYSCFG_496 Register Description

Offset	0x1f0			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO52_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO52_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO52_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO52_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO52_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO52_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO52_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_500

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-704 SYS_IOMUX_CFG_SAIF_SYSCFG_500 Register Description

Offset	0x1f4			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO53_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO53_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO53_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO53_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO53_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO53_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO53_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_504

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-705 SYS_IOMUX_CFG_SAIF_SYSCFG_504 Register Description

Offset	0x1f8			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO54_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO54_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO54_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO54_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO54_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO54_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO54_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_508

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-706 SYS_IOMUX_CFG_SAIF_SYSCFG_508 Register Description

Offset	0x1fc			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO55_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO55_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO55_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO55_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO55_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO55_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO55_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_512

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-707 SYS_IOMUX_CFG_SAIF_SYSCFG_512 Register Description

Offset	0x200			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO56_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO56_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO56_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO56_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO56_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO56_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO56_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_516

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-708 SYS_IOMUX_CFG_SAIF_SYSCFG_516 Register Description

Offset	0x204			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO57_IE	WR	0x1	<i>Input Enable (IE) Controller:</i> <ul style="list-style-type: none">• 1: Enable the receiver• 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO57_DS	WR	0x0	<i>Output Drive Strength (DS):</i> <ul style="list-style-type: none">• 00: The rated drive strength is 2 mA.• 01: The rated drive strength is 4 mA.• 10: The rated drive strength is 8 mA.• 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO57_PU	WR	0x0	<i>Pull-Up (PU) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[4]	PADCFG_PAD_GPIO57_PD	WR	0x0	<i>Pull-Down (PD) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[5]	PADCFG_PAD_GPIO57_SLEW	WR	0x0	<i>Slew Rate Control:</i> <ul style="list-style-type: none">• 0: Slow (Half frequency)• 1: Fast
[6]	PADCFG_PAD_GPIO57_SMT	WR	0x0	<i>Active high Schmitt (SMT) trigger selector:</i> <ul style="list-style-type: none">• 0: No hysteresis• 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO57_POS	WR	0x0	<i>Power-on-Start (POS) enabler:</i> <ul style="list-style-type: none">• 1: Enable active pull down for loss of core power• 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_520

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-709 SYS_IOMUX_CFG_SAIF_SYSCFG_520 Register Description

Offset	0x208			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO58_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO58_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO58_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO58_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO58_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO58_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO58_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_524

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-710 SYS_IOMUX_CFG_SAIF_SYSCFG_524 Register Description

Offset	0x20c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO59_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO59_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO59_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO59_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO59_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO59_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO59_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_528

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-711 SYS_IOMUX_CFG_SAIF_SYSCFG_528 Register Description

Offset	0x210			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO60_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO60_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO60_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO60_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO60_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO60_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO60_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_532

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-712 SYS_IOMUX_CFG_SAIF_SYSCFG_532 Register Description

Offset	0x214			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO61_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO61_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO61_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO61_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO61_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO61_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO61_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_536

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-713 SYS_IOMUX_CFG_SAIF_SYSCFG_536 Register Description

Offset	0x218			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO62_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO62_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO62_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO62_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO62_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO62_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO62_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_540

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-714 SYS_IOMUX_CFG_SAIF_SYSCFG_540 Register Description

Offset	0x21c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO63_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO63_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO63_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO63_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO63_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO63_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO63_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_544

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_CLK".

Table 2-715 SYS_IOMUX_CFG_SAIF_SYSCFG_544 Register Description

Offset	0x220			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_CLK_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_CLK_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_CLK_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_CLK_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_CLK_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_CLK_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_CLK_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_548

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_CMD".

Table 2-716 SYS_IOMUX_CFG_SAIF_SYSCFG_548 Register Description

Offset	0x224			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_CMD_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_CMD_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_CMD_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_CMD_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_CMD_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_CMD_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_CMD_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_552

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA0".

Table 2-717 SYS_IOMUX_CFG_SAIF_SYSCFG_552 Register Description

Offset	0x228			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA0_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA0_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA0_PU	WR	0x1	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_DATA0_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_DATA0_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_DATA0_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA0_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_556

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA1".

Table 2-718 SYS_IOMUX_CFG_SAIF_SYSCFG_556 Register Description

Offset	0x22c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA1_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA1_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA1_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_DATA1_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_DATA1_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_DATA1_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA1_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_560

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA2".

Table 2-719 SYS_IOMUX_CFG_SAIF_SYSCFG_560 Register Description

Offset	0x230			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA2_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA2_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA2_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_DATA2_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_DATA2_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_DATA2_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA2_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_564

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA3".

Table 2-720 SYS_IOMUX_CFG_SAIF_SYSCFG_564 Register Description

Offset	0x234			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA3_IE	WR	0x1	<i>Input Enable (IE) Controller:</i> <ul style="list-style-type: none">• 1: Enable the receiver• 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA3_DS	WR	0x0	<i>Output Drive Strength (DS):</i> <ul style="list-style-type: none">• 00: The rated drive strength is 2 mA.• 01: The rated drive strength is 4 mA.• 10: The rated drive strength is 8 mA.• 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA3_PU	WR	0x1	<i>Pull-Up (PU) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[4]	PADCFG_PAD_SD0_DATA3_PD	WR	0x0	<i>Pull-Down (PD) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[5]	PADCFG_PAD_SD0_DATA3_SLEW	WR	0x0	<i>Slew Rate Control:</i> <ul style="list-style-type: none">• 0: Slow (Half frequency)• 1: Fast
[6]	PADCFG_PAD_SD0_DATA3_SMT	WR	0x0	<i>Active high Schmitt (SMT) trigger selector:</i> <ul style="list-style-type: none">• 0: No hysteresis• 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA3_POS	WR	0x0	<i>Power-on-Start (POS) enabler:</i> <ul style="list-style-type: none">• 1: Enable active pull down for loss of core power• 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_568

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA4".

Table 2-721 SYS_IOMUX_CFG_SAIF_SYSCFG_568 Register Description

Offset	0x238			
Default	0x9			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA4_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA4_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA4_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_DATA4_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_DATA4_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_DATA4_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA4_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_572

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA5".

Table 2-722 SYS_IOMUX_CFG_SAIF_SYSCFG_572 Register Description

Offset	0x23c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA5_IE	WR	0x1	<i>Input Enable (IE) Controller:</i> <ul style="list-style-type: none">• 1: Enable the receiver• 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA5_DS	WR	0x0	<i>Output Drive Strength (DS):</i> <ul style="list-style-type: none">• 00: The rated drive strength is 2 mA.• 01: The rated drive strength is 4 mA.• 10: The rated drive strength is 8 mA.• 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA5_PU	WR	0x0	<i>Pull-Up (PU) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[4]	PADCFG_PAD_SD0_DATA5_PD	WR	0x0	<i>Pull-Down (PD) settings:</i> <ul style="list-style-type: none">• 1: Yes• 0: No
[5]	PADCFG_PAD_SD0_DATA5_SLEW	WR	0x0	<i>Slew Rate Control:</i> <ul style="list-style-type: none">• 0: Slow (Half frequency)• 1: Fast
[6]	PADCFG_PAD_SD0_DATA5_SMT	WR	0x0	<i>Active high Schmitt (SMT) trigger selector:</i> <ul style="list-style-type: none">• 0: No hysteresis• 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA5_POS	WR	0x0	<i>Power-on-Start (POS) enabler:</i> <ul style="list-style-type: none">• 1: Enable active pull down for loss of core power• 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_576

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA6".

Table 2-723 SYS_IOMUX_CFG_SAIF_SYSCFG_576 Register Description

Offset	0x240			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA6_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA6_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA6_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_DATA6_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_DATA6_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_DATA6_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA6_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_580

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_DATA7".

Table 2-724 SYS_IOMUX_CFG_SAIF_SYSCFG_580 Register Description

Offset	0x244			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SD0_DATA7_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SD0_DATA7_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SD0_DATA7_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SD0_DATA7_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SD0_DATA7_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SD0_DATA7_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SD0_DATA7_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_584

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "SD0_STRB".

Table 2-725 SYS_IOMUX_CFG_SAIF_SYSCFG_584 Register Description

Offset	0x248			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_SDO_STRB_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_SDO_STRB_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_SDO_STRB_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_SDO_STRB_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_SDO_STRB_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_SDO_STRB_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_SDO_STRB_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_588**Table 2-726 SYS_IOMUX_CFG_SAIF_SYSCFG_588 Register Description**

Offset	0x24c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_MDC_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_592**Table 2-727 SYS_IOMUX_CFG_SAIF_SYSCFG_592 Register Description**

Offset	0x250			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_MDIO_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_596**Table 2-728 SYS_IOMUX_CFG_SAIF_SYSCFG_596 Register Description**

Offset	0x254			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_RXD0_syscon	WR	0x2	<ul style="list-style-type: none"> • [1:0] = 0 : GMAC1 IO voltage select 3.3 V • [1:0] = 1: GMAC1 IO voltage select 2.5 V • [1:0] = 2: GMAC1 IO voltage select 1.8 V
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_600**Table 2-729 SYS_IOMUX_CFG_SAIF_SYSCFG_600 Register Description**

Offset	0x258			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_RXD1_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_604**Table 2-730 SYS_IOMUX_CFG_SAIF_SYSCFG_604 Register Description**

Offset	0x25c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_RXD2_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_608**Table 2-731 SYS_IOMUX_CFG_SAIF_SYSCFG_608 Register Description**

Offset	0x260			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_RXD3_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_612**Table 2-732 SYS_IOMUX_CFG_SAIF_SYSCFG_612 Register Description**

Offset	0x264			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_RXDV_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_616**Table 2-733 SYS_IOMUX_CFG_SAIF_SYSCFG_616 Register Description**

Offset	0x268			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_RXC_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_620**Table 2-734 SYS_IOMUX_CFG_SAIF_SYSCFG_620 Register Description**

Offset	0x26c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_TXD0_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_624**Table 2-735 SYS_IOMUX_CFG_SAIF_SYSCFG_624 Register Description**

Offset	0x270			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_TXD1_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_628**Table 2-736 SYS_IOMUX_CFG_SAIF_SYSCFG_628 Register Description**

Offset	0x274			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_TXD2_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_632**Table 2-737 SYS_IOMUX_CFG_SAIF_SYSCFG_632 Register Description**

Offset	0x278			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_TXD3_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_636**Table 2-738 SYS_IOMUX_CFG_SAIF_SYSCFG_636 Register Description**

Offset	0x27c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_TXEN_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_640**Table 2-739 SYS_IOMUX_CFG_SAIF_SYSCFG_640 Register Description**

Offset	0x280			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC1_TXC_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_644

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "QSPI_SCLK".

Table 2-740 SYS_IOMUX_CFG_SAIF_SYSCFG_644 Register Description

Offset	0x284			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_QSPI_SCLK_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_QSPI_SCLK_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_QSPI_SCLK_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No

Table 2-740 SYS_IOMUX_CFG_SAIF_SYSCFG_644 Register Description (continued)

Offset	0x284			
Default	0x1			
Bit	Name	Access	Default	Description
[4]	PADCFG_PAD_QSPI_SCLK_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_QSPI_SCLK_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_QSPI_SCLK_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_QSPI_SCLK_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_648

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "QSPI_CSn0".

Table 2-741 SYS_IOMUX_CFG_SAIF_SYSCFG_648 Register Description

Offset	0x288			
Default	0x8			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_QSPI_CSn0_IE	WR	0x0	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_QSPI_CSn0_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA.

Table 2-741 SYS_IOMUX_CFG_SAIF_SYSCFG_648 Register Description (continued)

Offset	0x288			
Default	0x8			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_QSPI_CSn0_PU	WR	0x1	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_QSPI_CSn0_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_QSPI_CSn0_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_QSPI_CSn0_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_QSPI_CSn0_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_652

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "QSPI_DATA0".

Table 2-742 SYS_IOMUX_CFG_SAIF_SYSCFG_652 Register Description

Offset	0x28c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_QSPI_DATA0_IE	WR	0x1	<i>Input Enable (IE) Controller:</i>

Table 2-742 SYS_IOMUX_CFG_SAIF_SYSCFG_652 Register Description (continued)

Offset	0x28c			
Default	0x1			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_QSPI_DATA0_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_QSPI_DATA0_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_QSPI_DATA0_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_QSPI_DATA0_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_QSPI_DATA0_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_QSPI_DATA0_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_656

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "QSPI_DATA1".

Table 2-743 SYS_IOMUX_CFG_SAIF_SYSCFG_656 Register Description

Offset	0x290			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_QSPI_DATA1_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_QSPI_DATA1_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_QSPI_DATA1_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_QSPI_DATA1_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_QSPI_DATA1_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_QSPI_DATA1_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_QSPI_DATA1_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_660

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "QSPI_DATA2".

Table 2-744 SYS_IOMUX_CFG_SAIF_SYSCFG_660 Register Description

Offset	0x294			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_QSPI_DATA2_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_QSPI_DATA2_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_QSPI_DATA2_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_QSPI_DATA2_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_QSPI_DATA2_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_QSPI_DATA2_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_QSPI_DATA2_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFG_SAIF_SYSCFG_664

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

In this case, the signal name is "QSPI_DATA3".

Table 2-745 SYS_IOMUX_CFG_SAIF_SYSCFG_664 Register Description

Offset	0x298			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_QSPI_DATA3_IE	WR	0x1	<p><i>Input Enable (IE)</i> Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_QSPI_DATA3_DS	WR	0x0	<p><i>Output Drive Strength (DS)</i>:</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_QSPI_DATA3_PU	WR	0x0	<p><i>Pull-Up (PU)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_QSPI_DATA3_PD	WR	0x0	<p><i>Pull-Down (PD)</i> settings:</p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_QSPI_DATA3_SLEW	WR	0x0	<p><i>Slew Rate Control</i>:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_QSPI_DATA3_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector</i>:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_QSPI_DATA3_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler</i>:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF_SYSCFG_668

The register can be used to configure the function selector of the system signal indicated in the "Name" column. For example, "PAD_GMAC1_RXC_func_sel" indicates the function selector of the signal "GMAC1_RXC".

Table 2-746 SYS_IOMUX_CFGSAIF__SYSCFG_668 Register Description

Offset	0x29c			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	PAD_GMAC1_RXC_func_sel	WR	0x0	<p>Function selector of GMAC1_RXC:</p> <ul style="list-style-type: none"> • Function 0: u0_sys_crg.clk_gmac1_rgmi_i_rx • Function 1: u0_sys_crg.clk_gmac1_rmi_i_ref • Function 2: None • Function 3: None
[4:2]	PAD_GPIO10_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> • Function 0: See Function Description (on page 84) for more information. • Function 1: See Full Multiplexing (on page 90) for more information. • Function 2: See Function 2 (on page 97) for more information. • Function 3: See Function 3 (on page 99) for more information.
[7:5]	PAD_GPIO11_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> • Function 0: See Function Description (on page 84) for more information. • Function 1: See Full Multiplexing (on page 90) for more information. • Function 2: See Function 2 (on page 97) for more information. • Function 3: See Function 3 (on page 99) for more information.
[10:8]	PAD_GPIO12_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> • Function 0: See Function Description (on page 84) for more information. • Function 1: See Full Multiplexing (on page 90) for more information. • Function 2: See Function 2 (on page 97) for more information. • Function 3: See Function 3 (on page 99) for more information.
[13:11]	PAD_GPIO13_func_sel	WR	0x0	GPIO function selector:

Table 2-746 SYS_IOMUX_CFGSAIF__SYSCFG_668 Register Description (continued)

Offset	0x29c			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[16:14]	PAD_GPIO14_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[19:17]	PAD_GPIO15_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[22:20]	PAD_GPIO16_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[25:23]	PAD_GPIO17_func_sel	WR	0x0	GPIO function selector:

Table 2-746 SYS_IOMUX_CFGSAIF__SYSCFG_668 Register Description (continued)

Offset	0x29c			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[28:26]	PAD_GPIO18_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[31:29]	PAD_GPIO19_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_672**Table 2-747 SYS_IOMUX_CFGSAIF__SYSCFG_672 Register Description**

Offset	0x2a0			
Default	0x0			
Bit	Name	Access	Default	Description
[2:0]	PAD_GPIO20_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-747 SYS_IOMUX_CFGSAIF__SYSCFG_672 Register Description (continued)

Offset	0x2a0			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[5:3]	PAD_GPIO21_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[8:6]	PAD_GPIO22_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[11:9]	PAD_GPIO23_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[14:12]	PAD_GPIO24_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-747 SYS_IOMUX_CFGSAIF__SYSCFG_672 Register Description (continued)

Offset	0x2a0			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[17:15]	PAD_GPIO25_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[20:18]	PAD_GPIO26_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[23:21]	PAD_GPIO27_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[26:24]	PAD_GPIO28_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-747 SYS_IOMUX_CFGSAIF__SYSCFG_672 Register Description (continued)

Offset	0x2a0			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[29:27]	PAD_GPIO29_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[30:31]	Reserved	None	0x0	Reserved

SYS_IOMUX_CFGSAIF__SYSCFG_676**Table 2-748 SYS_IOMUX_CFGSAIF__SYSCFG_676 Register Description**

Offset	0x2a4			
Default	0x0			
Bit	Name	Access	Default	Description
[2:0]	PAD_GPIO30_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[5:3]	PAD_GPIO31_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-748 SYS_IOMUX_CFGSAIF__SYSCFG_676 Register Description (continued)

Offset	0x2a4			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[8:6]	PAD_GPIO32_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[11:9]	PAD_GPIO33_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[14:12]	PAD_GPIO34_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[16:15]	PAD_GPIO35_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-748 SYS_IOMUX_CFGSAIF__SYSCFG_676 Register Description (continued)

Offset	0x2a4			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[19:17]	PAD_GPIO36_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[22:20]	PAD_GPIO37_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[25:23]	PAD_GPIO38_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[28:26]	PAD_GPIO39_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-748 SYS_IOMUX_CFGSAIF__SYSCFG_676 Register Description (continued)

Offset	0x2a4			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[31:29]	PAD_GPIO40_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_680**Table 2-749 SYS_IOMUX_CFGSAIF__SYSCFG_680 Register Description**

Offset	0x2a8			
Default	0x0			
Bit	Name	Access	Default	Description
[2:0]	PAD_GPIO41_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[5:3]	PAD_GPIO42_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-749 SYS_IOMUX_CFGSAIF__SYSCFG_680 Register Description (continued)

Offset	0x2a8			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[8:6]	PAD_GPIO43_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[11:9]	PAD_GPIO44_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[14:12]	PAD_GPIO45_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[17:15]	PAD_GPIO46_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-749 SYS_IOMUX_CFGSAIF__SYSCFG_680 Register Description (continued)

Offset	0x2a8			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[20:18]	PAD_GPIO47_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[23:21]	PAD_GPIO48_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[26:24]	PAD_GPIO49_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[29:27]	PAD_GPIO50_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-749 SYS_IOMUX_CFGSAIF__SYSCFG_680 Register Description (continued)

Offset	0x2a8			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[30:31]	PAD_GPIO51_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_684**Table 2-750 SYS_IOMUX_CFGSAIF__SYSCFG_684 Register Description**

Offset	0x2ac			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	PAD_GPIO52_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[2:3]	PAD_GPIO53_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-750 SYS_IOMUX_CFGSAIF__SYSCFG_684 Register Description (continued)

Offset	0x2ac			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[4:5]	PAD_GPIO54_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[8:6]	PAD_GPIO55_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[11:9]	PAD_GPIO56_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[14:12]	PAD_GPIO57_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-750 SYS_IOMUX_CFGSAIF__SYSCFG_684 Register Description (continued)

Offset	0x2ac			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[17:15]	PAD_GPIO58_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[20:18]	PAD_GPIO59_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[23:21]	PAD_GPIO60_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[26:24]	PAD_GPIO61_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-750 SYS_IOMUX_CFGSAIF__SYSCFG_684 Register Description (continued)

Offset	0x2ac			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[29:27]	PAD_GPIO62_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[30:31]	PAD_GPIO63_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_688**Table 2-751 SYS_IOMUX_CFGSAIF__SYSCFG_688 Register Description**

Offset	0x2b0			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	PAD_GPIO6_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information.

Table 2-751 SYS_IOMUX_CFGSAIF__SYSCFG_688 Register Description (continued)

Offset	0x2b0			
Default	0x0			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[4:2]	PAD_GPIO7_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[7:5]	PAD_GPIO8_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[10:8]	PAD_GPIO9_func_sel	WR	0x0	<p>GPIO function selector:</p> <ul style="list-style-type: none"> Function 0: See Function Description (on page 84) for more information. Function 1: See Full Multiplexing (on page 90) for more information. Function 2: See Function 2 (on page 97) for more information. Function 3: See Function 3 (on page 99) for more information.
[13:11]	u0_dom_isp_top_u0_vin_dvp_data_c0_func_sel	WR	0x0	Function selector of DVP_DATA[0], see Function 2 (on page 97) for more information.
[16:14]	u0_dom_isp_top_u0_vin_dvp_data_c10_func_sel	WR	0x0	Function selector of DVP_DATA[10], see Function 2 (on page 97) for more information.
[19:17]	u0_dom_isp_top_u0_vin_dvp_data_c11_func_sel	WR	0x0	Function selector of DVP_DATA[11], see Function 2 (on page 97) for more information.

Table 2-751 SYS_IOMUX_CFGSAIF__SYSCFG_688 Register Description (continued)

Offset	0x2b0			
Default	0x0			
Bit	Name	Access	Default	Description
[22:20]	u0_dom_isp_top_u0_vin_dvp_data_c1_func_sel	WR	0x0	Function selector of DVP_DATA[1], see Function 2 (on page 97) for more information.
[25:23]	u0_dom_isp_top_u0_vin_dvp_data_c2_func_sel	WR	0x0	Function selector of DVP_DATA[2], see Function 2 (on page 97) for more information.
[28:26]	u0_dom_isp_top_u0_vin_dvp_data_c3_func_sel	WR	0x0	Function selector of DVP_DATA[3], see Function 2 (on page 97) for more information.
[31:29]	u0_dom_isp_top_u0_vin_dvp_data_c4_func_sel	WR	0x0	Function selector of DVP_DATA[4], see Function 2 (on page 97) for more information.

SYS_IOMUX_CFGSAIF__SYSCFG_692

Table 2-752 SYS_IOMUX_CFGSAIF__SYSCFG_692 Register Description

Offset	0x2b4			
Default	0x0			
Bit	Name	Access	Default	Description
[2:0]	u0_dom_isp_top_u0_vin_dvp_data_c5_func_sel	WR	0x0	Function selector of DVP_DATA[5], see Function 2 (on page 97) for more information.
[5:3]	u0_dom_isp_top_u0_vin_dvp_data_c6_func_sel	WR	0x0	Function selector of DVP_DATA[6], see Function 2 (on page 97) for more information.
[8:6]	u0_dom_isp_top_u0_vin_dvp_data_c7_func_sel	WR	0x0	Function selector of DVP_DATA[7], see Function 2 (on page 97) for more information.
[11:9]	u0_dom_isp_top_u0_vin_dvp_data_c8_func_sel	WR	0x0	Function selector of DVP_DATA[8], see Function 2 (on page 97) for more information.
[14:12]	u0_dom_isp_top_u0_vin_dvp_data_c9_func_sel	WR	0x0	Function selector of DVP_DATA[9], see Function 2 (on page 97) for more information.
[17:15]	u0_dom_isp_top_u0_vin_dvp_h-valid_c_func_sel	WR	0x0	Function selector of DVP_HSYNC, see Function 2 (on page 97) for more information.
[20:18]	u0_dom_isp_top_u0_vin_dvp_v-valid_c_func_sel	WR	0x0	Function selector of DVP_VSYNC, see Function 2 (on page 97) for more information.
[23:21]	u0_sys_crg_dvp_clk_func_sel	WR	0x0	Function selector of DVP_CLK, see Function 2 (on page 97) for more information.
[31:24]	Reserved	None	0x0	Reserved

2.8.8. AON IOMUX CFG

The JH7110 system provides the following AON IOMUX CFG registers for Always-ON (AON) IO multiplexing configuration.

AON_IOMUX_CFGSAIF__SYSCFG_FMUX_0

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO0 - GPIO3.

Table 2-753 AON_SYSConSAIF__SYSCFG_0 Register Description

Offset	0x0			
Default	0x1010101			
Bit	Name	Access	Default	Description
[2:0]	aon_iomux_gpo0_doen_cfg	WR	0x1	The selected OEN signal for GPIO0. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-5. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[7:3]	Reserved	None	0x0	Reserved
[10:8]	aon_iomux_gpo1_doen_cfg	WR	0x1	The selected OEN signal for GPIO1. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-5. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[15:11]	Reserved	None	0x0	Reserved
[18:16]	aon_iomux_gpo2_doen_cfg	WR	0x1	The selected OEN signal for GPIO2. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-5. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[23:19]	Reserved	None	0x0	Reserved
[26:24]	aon_iomux_gpo3_doen_cfg	WR	0x1	The selected OEN signal for GPIO3. The register value indicates the selected GPIO (<i>Output Enable</i>) OEN index from GPIO OEN list 0-5. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[31:27]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1

The register can be used to configure the selected (*Output Enable*) OEN signal for GPIO0 - GPIO3.

Table 2-754 AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1 Register Description

Offset	0x4			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_iomux_gpo0_dout_cfg	WR	0x0	The selected OEN signal for GPIO0. The register value indicates the selected GPIO output signal index from GPIO output signal list

Table 2-754 AON_IOMUX_CFGSAIF__SYSCFG_FMUX_1 Register Description (continued)

Offset	0x4			
Default	0x0			
Bit	Name	Access	Default	Description
				0-9. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[4:7]	Reserved	None	0x0	Reserved
[11:8]	aon_iomux_gpo1_dout_cfg	WR	0x0	The selected OEN signal for GPIO1. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-9. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[15:12]	Reserved	None	0x0	Reserved
[19:16]	aon_iomux_gpo2_dout_cfg	WR	0x0	The selected OEN signal for GPIO2. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-9. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[23:20]	Reserved	None	0x0	Reserved
[27:24]	aon_iomux_gpo3_dout_cfg	WR	0x0	The selected OEN signal for GPIO3. The register value indicates the selected GPIO output signal index from GPIO output signal list 0-9. See Table 2-45 : GPIO OEN List for u0_aon_iomux_fmux (on page 106) for more information.
[31:28]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2

The register can be used to configure the selected GPIO connector number for input signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, name "sys_iomux_gpi_u0_WAVE511_i_uart_rxsin_cfg" indicates the corresponding input signal is "u0_WAVE511.i_uart_rxsin". See [GPIO Input Signals \(on page 100\)](#) for a complete list of the input GPIO signals.

Table 2-755 AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2 Register Description

Offset	0x8			
Default	0x5040302			
Bit	Name	Access	Default	Description
[2:0]	aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_0_cfg	WR	0x2	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.

Table 2-755 AON_IOMUX_CFGSAIF__SYSCFG_FMUX_2 Register Description (continued)

Offset	0x8			
Default	0x5040302			
Bit	Name	Access	Default	Description
[7:3]	Reserved	None	0x0	Reserved
[10:8]	aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_1_cfg	WR	0x3	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[15:11]	Reserved	None	0x0	Reserved
[18:16]	aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_2_cfg	WR	0x4	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[23:19]	Reserved	None	0x0	Reserved
[26:24]	aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_3_cfg	WR	0x5	The register value indicates the selected GPIO number + 2 (GPIO2 - GPIO63, GPIO0 and GPIO1 are not available) for the input signal.
[31:27]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_3**Table 2-756 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_3 Register Description**

Offset	0xc			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	aon_gpioen_0_reg	WR	0x0	Enable GPIO IRQ function
[1:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_4**Table 2-757 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_4 Register Description**

Offset	0x10			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpiois_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Edge trigger • 0: Level trigger
[4:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_5**Table 2-758 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_5 Register Description**

Offset	0x14			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpioic_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Do not clear the register • 0: Clear the register
[4:31]	Reserved	None	0x0	Reserved

**Note:**

You can write 0 and 1 in aon_gpioic_0_reg sequentially to clear edge IRQ.

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_6**Table 2-759 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_6 Register Description**

Offset	0x18			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpioibe_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Trigger on both edges • 0: Trigger on a single edge
[4:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_7**Table 2-760 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_7 Register Description**

Offset	0x1c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpioiev_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Positive/Low • 0: Negative/High
[4:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_8**Table 2-761 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_8 Register Description**

Offset	0x20			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpioie_0_reg	WR	0x0	<ul style="list-style-type: none"> • 1: Unmask • 0: Mask
[4:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_9**Table 2-762 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_9 Register Description**

Offset	0x24			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpioris_0_reg	RO	0x0	Status of the edge trigger, can be cleared by writing gpioic
[4:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_10**Table 2-763 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_10 Register Description**

Offset	0x28			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpiomis_0_reg	RO	0x0	The masked GPIO IRQ status
[4:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_11**Table 2-764 AON_IOMUX_CFGSAIF__SYSCFG_IOIRQ_11 Register Description**

Offset	0x2c			
Default	0x0			
Bit	Name	Access	Default	Description
[0:3]	aon_gpio_in_sync2_0_reg	RO	0x0	Status of gpio_in after synchronization
[4:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_48**Table 2-765 AON_IOMUX_CFG_SAIF_SYSCFG_48 Register Description**

Offset	0x30			
Default	0x0			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_TESTEN_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[1:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_52

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-766 AON_IOMUX_CFG_SAIF_SYSCFG_52 Register Description

Offset	0x34			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO0_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO0_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO0_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO0_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO0_SLEW	WR	0x0	Slew Rate Control:

Table 2-766 AON_IOMUX_CFG_SAIF_SYSCFG_52 Register Description (continued)

Offset	0x34			
Default	0x1			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO0_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO0_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_56

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-767 AON_IOMUX_CFG_SAIF_SYSCFG_56 Register Description

Offset	0x38			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO1_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO1_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO1_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_GPIO1_PD	WR	0x0	<i>Pull-Down (PD) settings:</i>

Table 2-767 AON_IOMUX_CFG_SAIF_SYSCFG_56 Register Description (continued)

Offset	0x38			
Default	0x1			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_GPIO1_SLEW	WR	0x0	<p>Slew Rate Control:</p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_GPIO1_SMT	WR	0x0	<p>Active high Schmitt (SMT) trigger selector:</p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_GPIO1_POS	WR	0x0	<p>Power-on-Start (POS) enabler:</p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_60

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-768 AON_IOMUX_CFG_SAIF_SYSCFG_60 Register Description

Offset	0x3c			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_GPIO2_IE	WR	0x1	<p>Input Enable (IE) Controller:</p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_GPIO2_DS	WR	0x0	<p>Output Drive Strength (DS):</p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_GPIO2_PU	WR	0x0	<i>Pull-Up (PU)</i> settings:

Table 2-768 AON_IOMUX_CFG_SAIF_SYSCFG_60 Register Description (continued)

Offset	0x3c			
Default	0x1			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_RGPIO2_PD	WR	0x0	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_RGPIO2_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_RGPIO2_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_RGPIO2_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_64

The register can be used to configure the core settings of system signals. The signal name is indicated in the "Name" column of the following table per StarFive naming conventions. For example, "PADCFG_PAD_GPIO0_IE" indicates the attribute "IE" of the signal "GPIO0". See [Signal Description \(on page 62\)](#) for a complete list of the system signals.

Table 2-769 AON_IOMUX_CFG_SAIF_SYSCFG_64 Register Description

Offset	0x40			
Default	0x11			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_RGPIO3_IE	WR	0x1	<p><i>Input Enable (IE) Controller:</i></p> <ul style="list-style-type: none"> • 1: Enable the receiver • 0: Disable the receiver
[1:2]	PADCFG_PAD_RGPIO3_DS	WR	0x0	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA.

Table 2-769 AON_IOMUX_CFG_SAIF_SYSCFG_64 Register Description (continued)

Offset	0x40			
Default	0x11			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[3]	PADCFG_PAD_RGPIO3_PU	WR	0x0	<p><i>Pull-Up (PU) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[4]	PADCFG_PAD_RGPIO3_PD	WR	0x1	<p><i>Pull-Down (PD) settings:</i></p> <ul style="list-style-type: none"> • 1: Yes • 0: No
[5]	PADCFG_PAD_RGPIO3_SLEW	WR	0x0	<p><i>Slew Rate Control:</i></p> <ul style="list-style-type: none"> • 0: Slow (Half frequency) • 1: Fast
[6]	PADCFG_PAD_RGPIO3_SMT	WR	0x0	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[7]	PADCFG_PAD_RGPIO3_POS	WR	0x0	<p><i>Power-on-Start (POS) enabler:</i></p> <ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled
[8:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_68**Table 2-770 AON_IOMUX_CFG_SAIF_SYSCFG_68 Register Description**

Offset	0x44			
Default	0x1			
Bit	Name	Access	Default	Description
[0]	PADCFG_PAD_RSTN_SMT	WR	0x1	<p><i>Active high Schmitt (SMT) trigger selector:</i></p> <ul style="list-style-type: none"> • 0: No hysteresis • 1: Schmitt trigger enabled
[1]	PADCFG_PAD_RSTN_POS	WR	0x0	<i>Power-on-Start (POS) enabler:</i>

Table 2-770 AON_IOMUX_CFG_SAIF_SYSCFG_68 Register Description (continued)

Offset	0x44			
Default	0x1			
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 1: Enable active pull down for loss of core power • 0: Active pull-down capability disabled

AON_IOMUX_CFG_SAIF_SYSCFG_76**Table 2-771 AON_IOMUX_CFG_SAIF_SYSCFG_76 Register Description**

Offset	0x4c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_RTC_DS	WR	0x2	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_84**Table 2-772 AON_IOMUX_CFG_SAIF_SYSCFG_84 Register Description**

Offset	0x54			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_OSC_DS	WR	0x2	<p><i>Output Drive Strength (DS):</i></p> <ul style="list-style-type: none"> • 00: The rated drive strength is 2 mA. • 01: The rated drive strength is 4 mA. • 10: The rated drive strength is 8 mA. • 01: The rated drive strength is 12 mA.
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_88**Table 2-773 AON_IOMUX_CFG_SAIF_SYSCFG_88 Register Description**

Offset	0x58			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_MDC_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_92**Table 2-774 AON_IOMUX_CFG_SAIF_SYSCFG_92 Register Description**

Offset	0x5c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_MDIO_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_96**Table 2-775 AON_IOMUX_CFG_SAIF_SYSCFG_96 Register Description**

Offset	0x60			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_RXD0_syscon	WR	0x2	<ul style="list-style-type: none"> • [1:0] = 0 : GMAC0 IO voltage select 3.3 V • [1:0] = 1: GMAC0 IO voltage select 2.5 V • [1:0] = 2: GMAC0 IO voltage select 1.8 V
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_100**Table 2-776 AON_IOMUX_CFG_SAIF_SYSCFG_100 Register Description**

Offset	0x64			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_RXD1_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_104**Table 2-777 AON_IOMUX_CFG_SAIF_SYSCFG_104 Register Description**

Offset	0x68			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_RXD2_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_108**Table 2-778 AON_IOMUX_CFG_SAIF_SYSCFG_108 Register Description**

Offset	0x6c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_RXD3_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_112**Table 2-779 AON_IOMUX_CFG_SAIF_SYSCFG_112 Register Description**

Offset	0x70			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_RXDV_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_116**Table 2-780 AON_IOMUX_CFG_SAIF_SYSCFG_116 Register Description**

Offset	0x74			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_RXC_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_120**Table 2-781 AON_IOMUX_CFG_SAIF_SYSCFG_120 Register Description**

Offset	0x78			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_TXD0_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_124**Table 2-782 AON_IOMUX_CFG_SAIF_SYSCFG_124 Register Description**

Offset	0x7c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_TXD1_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_128**Table 2-783 AON_IOMUX_CFG_SAIF_SYSCFG_128 Register Description**

Offset	0x80			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_TXD2_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_132**Table 2-784 AON_IOMUX_CFG_SAIF_SYSCFG_132 Register Description**

Offset	0x84			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_TXD3_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_136**Table 2-785 AON_IOMUX_CFG_SAIF_SYSCFG_136 Register Description**

Offset	0x88			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_TXEN_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFG_SAIF_SYSCFG_140**Table 2-786 AON_IOMUX_CFG_SAIF_SYSCFG_140 Register Description**

Offset	0x8c			
Default	0x2			
Bit	Name	Access	Default	Description
[1:0]	PADCFG_PAD_GMAC0_TXC_syscon	WR	0x2	
[2:31]	Reserved	None	0x0	Reserved

AON_IOMUX_CFGSAIF_SYSCFG_144**Table 2-787 AON_IOMUX_CFGSAIF_SYSCFG_144 Register Description**

Offset	0x90			
Default	0x0			
Bit	Name	Access	Default	Description
[1:0]	PAD_GMAC0_RXC_func_sel	WR	0x0	<p>Function selector of GMAC0_RXC:</p> <ul style="list-style-type: none"> • Function 0: u0_aon_crg.clk_gmac0_rgmii_rx • Function 1: u0_aon_crg.clk_gmac0_rmi_i_ref • Function 2: None • Function 3: None
[2:31]	Reserved	None	0x0	Reserved

3. Power Management

This section describes power mode, power management, and peripheral power management.

3.1. Overview

The system includes 10 hierarchies with the prefix of “dom”. Each hierarchy represents an independent power domain. All analog PHY are positioned on the top layer.


In the 10 power domains, **dom_aon** is a “always-on” power domain. It is used for waking up from sleep. The supported modules include:

- Real Time Clock (RTC)
- General Purpose Input and Output (GPIO)
- Wake-on-LAN (WoL)

The GPU of JH7110 contains the following 3 power domains.

1. **dom_gpu_default**: Share the same control with the top layer.
2. **dom_gpu_a**: Share the same control with the top layer.
3. **dom_gpu_b**: An independent power domain which enables software power-on and power-off.

Figure 3-1 Power Structure Block Diagram



LP Cell Placement Architecture

The following list provides the architecture details:

- Overview
 - Feeds power from external PMIC
 - Includes 3 power groups: Vdd_core_0v9, Vdd_core_0v99, and Vdd_ana
 - Vdd_core_0v99 can be switched off on board level
- Power domain

- Includes 8 power domains
 - AON domains are the always on modules for the entire SoC.
 - The dom_cpu module is for Vdd_core_0p99, and all the other modules are for Vdd_core_0p9;
 - The dom_isp, dom_vout, and dom_gpu modules contain 2-3 power domains each, while the other modules only contain 1.
- Power switch: The power switch of each independent PR is controlled by the UPF, which is placed in the module itself. The EN control signal comes from the input port of the module.
 - Isolation:
 - The isolation of module-to-module signals are controlled by top-layer UPF, Which is placed in the dom_sys_top module of the SoC top, and fed power by Vdd_core_0v9
 - The 3 modules of dom_isp, dom_vout, and dom_gpu contains 2-3 power domains. The isolation of the intra-module signals are controlled by the UPF of the module, which is placed on the top layer of the module and fed power by Vdd_core_0v9
 - Level shifter:
 - The dom_cpu output signal + high-to-low cell, place is dom_sys_top
 - The dom_cpu input signal + low-to-high cell, place is dom_cpu_top
 - For the signal overlap between Level I and ISO, select Level 1 cell with EN

3.2. Analog PHY Power


3.2.1. DDR PHY

The DDR PHY of JH7110 has the following analog power characteristics.

- All power outputs are generated from bump.
- PHY switch off the power supply only in sleep mode.
- Before entering the sleep mode, CPU will turn off the PHY power supply via board level switch.

Note the following for DDR PHY power integration.

- The SoC VSS can be short with PHY VSS in die by connecting the SoC and PHY VSS bump together using AP RDL layer.
- PHY VDD cannot be short with SoC VDD in die.
- You can short the PHY VDD with SoC VDD at package or PCB level as long as VDD noise target is met.

Figure 3-2 DDR PHY Power Diagram

3.2.2. MIPI RX

The MIPI receiver of JH7110 has the following analog power characteristics.

- VCC09D is an independent pad output.
- VCC18A/VCC09A generates output from the system pad.
- VCC18A/VCC09A and VCC09D are controlled on the board level.

Power and Ground

The following table provides the power and ground information.

Table 3-1 MIPI RX Analog and Digital Power Supplies

Name	Value	Description
VCC09A	0.9V (-5% + 10% with respect to GNDA)	0.9 V analog supply with pad.
VCC09D	0.9V ($\pm 10\%$ with respect to GND09D)	0.9 V digital supply.
VCC18A	1.8V ($\pm 10\%$ with respect to GNDA)	1.8 V analog supply with pad.


The analog power supplies should be isolated from the power supplies of the ASIC to prevent extra jitter caused by the unexpected noise. As to the VCC09D and GND09D, it is permitted to share with the core power of the ASIC. In addition, the power/ground connection should provide a robust and low-impedance plane for ESD protection.

Table 3-2 MIPI RX Analog Pad and Power/Ground

Pin Name	Direction	With PAD	Description
VCC09D	Input	No	0.9 V digital supply voltage that connects to the core power.
GND09D	Input	No	Digital ground supply that connects to the core power.
VCC09A	Input	Yes	0.9 V analog supply voltage. 1uF external capacitor is needed.
VCC18A	Input	Yes	1.8 V analog supply voltage. 1uF external capacitor is needed.
GNDA	Input	Yes	Analog ground supply for the analog part.

Power On Requirements


There are 3 power domains in this IP, VCC09A, VCC18A and VCC09D. The VCC09A and VCC09D are 0.9 V while VCC18A is 1.8 V typically. The recommended sequence is to power up the VCC09D first. The signal P09READY_18V should be 0 - 1.8 V after the powers are ready.

Figure 3-3 MIPI RX Power On Sequence

3.2.3. MIPI TX

The MIPI transceiver of JH7110 has the following analog power characteristics.

- VCC09D and VCC18A are independent pad outputs.
- VCC18A and VCC09D are controlled on the board level.

Figure 3-4 MIPI TX Power Up Timing

The recommended power up sequence is that from digital core voltage to analog I/O voltage and from low voltage level to high voltage level. This is not considered as a constraint, but a guideline instead, as it results in the best-case operating scenario, where the leakage currents during powering up are kept to a minimum.

For keeping leakage current during power up to a minimum, the powering up sequence guideline would be from digital core voltage to analog I/O voltage and from low voltage level to high voltage level. There are 2 power domains in M31DPHYTX512TL028D, which are VCC09D and VCC18A. The VCC09D is 0.9V supplies, and VCC18A is 1.8V. So, the recommended powering up sequence for this IP is to power up VCC09D first, and then power up VCC18A at the following.


Figure 3-5 MIPI TX Power Up Sequence

Table 3-3 MIPI TX Analog Pad and Power/Ground

Pin Name	Direction	With PAD	Description
VCC09D	Input	No	0.9V digital supply voltage that connects to the core power.
GND09D	Input	No	Digital ground supply that connects to the core power.
VCC18A	Input	Yes	1.8V analog supply voltage for the DPHY analog part.

3.2.4. OTP

The OTP of JH7110 has the following analog power characteristics.

- VDD and sys_top has the same power characteristics.
- VDD2 generates output from the pad.

Figure 3-6 OTP Power Characteristics

DC Specifications (T_J= -40 °C to 125 °C)
Recommended DC Operating Conditions

Operating Mode	Power Pin	Min	Typ	Max	Unit
Read Mode	V _{DD}	0.81	0.9	0.99	V
	V _{DD2}	1.62	1.8	1.98	V
	V _{SS}		0		
PGM Mode	V _{DD}	0.81	0.9	0.99	V
	V _{DD2}	1.62	1.8	1.98	V
	V _{SS}		0		

[7.566]

© eMemory EG512X32TH028CW01

Notes

1. Power supply voltage beyond DC operating range is not guaranteed.
2. Power/Ground bouncing beyond DC operating range might cause invalid data output. It's not guaranteed by eMemory and customers must take care of power stability on their own.
3. Normally, operating junction temperature is from -40 °C to 125 °C, and Program operation should be at junction temperature -40 °C ~ 125 °C.



3.2.5. PCIE

The PCIE Multi-Purpose PHY of JH7110 has the following analog power characteristics.

- Provide AVDH/AVDL pad output
- Independent VDD pad output
- Controlled on the board level.

Power Up Sequence

The PHY has three power supplies, VDD, AVDL and AVDH. VDD and AVDL are both Core Power supplies and while separate pins are used for noise isolation purposes. AVDH is the IO Power supply.

Figure 3-7 PCIE Power-Up Sequence 1 (AVDH→AVDL→VDD or AVDH→VDD→AVDL)**Figure 3-8 PCIE Power-Up Sequence 2(VDD→AVDL→AVDH or AVDL→VDD→AVDH)****Table 3-4 PCIE Power-on Time Information**


Symbol	Parameter	Min	Typ	Max	Unit
Tup_vh	The power-on time of AVDH	0.3			ms
Tup_vl	The power-on time of AVDL	0.5			ms

**Note:**

If the power-on time of AVDL or AVDH is too short, there may be large pulse current during the power on process, the maximum of pulse current may be greater than 400mA when the power-on time is 100us.

Power Down Sequence

The PHY has three power supplies, VDD, AVDL and AVDH. VDD and AVDL are both Core Power supplies and while separate pins are used for noise isolation purposes. AVDH is the IO Power supply.

Figure 3-9 PCIE Power Down Sequence**Table 3-5 PCIE IO PAD**

Group	Name	Dir	#	Description
Analog P/G	AVDH	PAD	*	1.8V analog power supply
	AVDL	PAD	*	0.9V analog power supply
	AVSS	PAD	*	analog ground
High Speed signal	RXP	PAD	1	differential data input of RX, positive
	RXN	PAD	1	differential data input of RX, negative
	TXP	PAD	1	differential data output of TX, positive
	TXN	PAD	1	differential data output of TX, negative
Reference Clock input/output	CKREFP	PAD	1	Differential pair that can be configured as either a reference clock input or a reference clock output. CKREF_SRC[1:0]=01: CKREFP/N are used as input reference clock source CKREF_SRC[1:0]=10: CKREFP/N are used as output clock to supply a differential 100M reference clock. See Table 3-6 : PCIE Reference Clock Input/Output (on page 472) for more information.
	CKREFN	PAD	1	
Digital P/G	VDD/VDDA/VDBB	PIN		VDD/VSS –Digital Power from core side.
	VSS/VSSA/VSSB	PIN		VDDA/VDBB/VSSA/VSSB –PIN of Power Cut IO between Analog Power Domain and Digital Power Domain

Table 3-6 PCIE Reference Clock Input/Output

CKREF_SRC[1:0]	CLKREQ	L1SUB_ENTREQ	PWDN[1:0]	CKREFP/N
Input				Output
10	1	X	X	Valid


Table 3-6 PCIE Reference Clock Input/Output (continued)

CKREF_SRC[1:0]	CLKREQ	L1SUB_ENTREQ	PWDN[1:0]	CKREFP/N
Input				Output
10	0	1	X	Not valid
10	0	0	00/01/10	Valid
10	0	0	11	Not valid

3.2.6. PLL

The PLL of JH7110 has the following analog power characteristics.

- VDD connects to sys_top
- VCCA pad output

Figure 3-10 PLL PAD Placement Example

3.2.7. Temperature Sensor

The Temperature Sensor of JH7110 has the following analog power characteristics.

- VDD connects to sys_top
- VCCA pad output

Table 3-7 Temperature Sensor Power Pin Information

Pin	Description	Type	Comment
VDD	Digital supply	Power	Usually connected to the ASIC digital core supply.
VDDA	Analog supply	Power	Usually connected to the a dedicated analog supply pin.
VSS	Ground	Ground	Combined ground.

3.2.8. USB

The USB of JH7110 has the following analog power characteristics.

- VDDA connects to sys_top
- VCCA18/VCCA33 generates output from pad, and supports board level switch control

Table 3-8 USB ASIC Transceiver Analog IO PAD Signals

Name	Dir	Description
VCCA33	P	3.3V power supply(only Full speed driver)
VCCA18	P	1.8V power supply
VDDA	P	0.9V power supply
AGND	G	Ground IO for both 3.3V,1.8V and 0.9V

Power Up Sequence

There are three powers and they are VCCA33(3.3V)、VCCA18(1.8V) and VDDA(0.9V), IP supports power up sequence in any combination because it has power-off protection design between the three powers. But there is a over voltage case that 1.8V MOSFET works under 3.3V power, the IP has breakdown voltage design to protect the 1.8V MOSFET, but anyway we suggest to power up VCCA33(3.3V) finally for protecting the 1.8V MOSFET during the power-on period.

Figure 3-11 USB Power Up Sequence 1





Figure 3-12 USB Power Up Sequence 2**Table 3-9 USB Power Up Parameter**

Name	Description	Min	Typ	Max	Unit
t_{up}	the time of power-up	200			us
t_d	the delay of two power-up	>0			us

Power Down Sequence

There are three powers and they are VCCA33 (3.3V)、VCCA18 (1.8V) and VDDA(0.9V), IP supports power up sequence in any combination because it has power-off protection design between the three powers. But there is a over voltage case that 1.8V MOSFET works under 3.3V power, the IP has breakdown voltage design to protect the 1.8V MOSFET, but anyway we suggest to power down VCCA33(3.3V) first for protecting the 1.8V MOSFET during the power-on period.



Figure 3-13 USB Power Down Sequence 1

Figure 3-14 USB Power Down Sequence 2

3.3. Power Modes

In the following power mode table, GPU is split into Power Domain A and Power Domain B. The entire GPU including Power Domain A and Power Domain B can be powered on and off by software. When Power Domain A is on, Power Domain B can be controlled by MIPS core in Domain A, so called Active Power Management.


Note:

Make sure you know that GPU does not support DFVS.

Figure 3-15 Power Modes

PD mode	AON	dom0 (top)	dom1 (cpu) (hv)	dom2 (gpu_a)	dom3 (vdec)	dom4 (vout)	dom5 (isp)	dom6 (venc)	dom7 (gpu_b)
Normal	Y	Y	Y	Y	Y	Y	Y	Y	Y
Rest1	Y	Y	Y	SW	SW	SW	SW	SW	SW
Rest2	Y	Y	N	SW	SW	SW	SW	SW	SW
Sleep	Y	N	N	N	N	N	N	N	N


3.4. Power Supply

3.4.1. Power-Up Sequence

JH7110 has 3 power supplies, VDD, AVDL, and AVDH. VDD and AVDL are both core power supplies and while separate pins are used for noise isolation purposes.

The recommended power sequence is that from digital core voltage to analog I/O voltage and from low voltage level to high voltage level. This is not considered a constraint, but instead, a guideline, as it could result in the best-case operating scenario, where the leakage currents during power up are kept to a minimum.

The following diagram shows the recommended power-on sequence of different power groups.


Figure 3-16 Power Up Sequence**Table 3-10 Power Up Sequence Intervals**

Sequence	Interval
T1	100 us
T2	300-500 us
T3	50-100 us
T4	300-500 us
T5	300-500 us
T6	50-100 us
T7	>10 ms

3.4.2. Standby and Wakeup

Block Diagram

The following figure shows the standby and wakeup block diagram.

Figure 3-17 Standby and Wakeup Block Diagram

Entering Standby Mode

To enter standby mode, only AON modules should be working, including PMU, RTC, and GMAC.

1. CPU controls PMIC via I2C, with VDD18_HDMI, MIPITX, and MIPIRX powered off.
2. CPU controls PMIC or the power switches in MIPITX and RX via I2C, with DD09_MIPITX and MIPIRX powered off, to which either internal or external power supplies can be connected. When internal power supplies are fed, the 2 pins can be switched on and off independently.
3. CPU switches off all digital IP except for CPU itself and SYSTOP by configuring PMU power-down sequence.
4. To configure standby wakeup source registers, the following three wakeup methods are supported: Wake up via RTC, via GMAC0, and via GPIO3.
5. When the CPU switches off itself and SYSTOP by configuring the PMU power-down sequence, PMU could drag down or close the TOP power supplies (Orange pins in the figure: [Figure 3-16 : Power Up Sequence \(on page 477\)](#)) via GPIO2.

Waking Up from Standby Mode

To wake up from standby mode:

1. Wakeup via RTC: RTC automatically switches on CPU, SYSTOP, and the TOP power supplies (Orange pins in the figure: [Figure 3-16 : Power Up Sequence \(on page 477\)](#)) by dragging up GPIO2. System will follow requirements to switch on other power supplies.
- Note:**
- The control signal from GPIO2 to PMIC is active only when RESETN is high, otherwise, the signal is deactivated.
 - Use PMU to control the ON/OFF of the PMIC, a low-EN 3-state switch can be added.
2. Wakeup via Remote Ethernet: The remote GMAC0 sends interrupts to PMU to wake up CPU, SYSTOP, and the TOP power supplies (Orange pins in the figure: [Figure 3-16 : Power Up Sequence \(on page 477\)](#)) by dragging up GPIO2. System will follow requirements to switch on other power supplies.
 3. Wakeup via GPIO: Press the button to initiate high-level pulses via GPIO3, and trigger PMU to wake up CPU, SYSTOP, and the TOP power supplies (Orange pins in the figure: [Figure 3-16 : Power Up Sequence \(on page 477\)](#)) by dragging up GPIO2. System will follow requirements to switch on other power supplies.

3.4.3. Power Group Description

Table 3-11 Power Group Description

Group	Name	Dir	Description
Analog P/G	AVDH	PAD	1.8 V analog power supply
	AVDL	PAD	0.9 V analog power supply
	AVSS	PAD	Analog ground
High-Speed Signal	RXP	PAD	Differential data input of RX, positive
	RXN	PAD	Differential data input of RX, negative
	TXP	PAD	Differential data output of TX, positive
	TXN	PAD	Differential data output of TX, negative
Reference Clock Input/Output	CKREFP	PAD	Differential pair that can be configured as either a reference clock input or a reference clock output, P for positive and N for negative.
	CKREFN	PAD	
Digital P/G	VDD/VD-DA/VDDB	PIN	VDD/VSS – Digital Power from the core inside.
	VSS/VSSA/VSSB	PIN	VDDA/VDBB/VSSA/VSSB – PIN of Power Cut IO between Analog Power Domain and Digital Power Domain.

3.5. Power Mode

Power modes include normal run mode with the Power Dial option and wait-for-interrupt clock gating mode using the WFI instruction. Additionally, there is a full power down mode supported via the CEASE instruction.

Run Mode

In run mode, the hart is fully operational, and we also provide the option to include coarse-grained architectural clock gating.

WFI Clock Gate Mode

WFI clock gating mode can be entered by executing the WFI instruction.

3.6. PMU

3.6.1. Overview

In order to meet low power requirements, a *Power Management Unit (PMU)* is designed for controlling power resources in JH7110.

PMU manages the power mode switching of JH7110. It accepts software and hardware encouragement to switch power mode of JH7110.

3.6.2. Feature

The PMU of JH7110 has the following features.

- Support APB Interface
- Support software encouragement
- Support hardware encouragement

- Provide configurable priority levels
- Support P-channel connection
- Display interrupts with status

3.6.3. Block Diagram

The following figure displays the block diagram of PMU.

3.6.4. Function Description

Clock and Reset

PCLK and PRESETN are corresponding to registers. POR and **pad_reset** can reset the whole module.

Power Mode Switch

The PMU module accept software or hardware encourage to switch the power mode. only two operation to launch a power mode switching: Configure power mode, and turn-on or turn-off sequence configuration. PMU module launch p-channel (maskable) and PMU cell sequence.

Programming model:

SW encourage Turn-on sequence

1. Configure the register SW turn-on power mode (offset 0x0c), write the bit 1 which power domain will be turn-on, write the others 0;
2. Write the SW Turn-on command sequence. Write the register Software encourage (offset 0x44) 0xff → 0x05 → 0x50

SW encourage Turn-off sequence

1. Configure the register SW turn-off power mode (offset 0x10), write the bit 1 which power domain will be turn-off, write the others 0;
2. Write the SW Turn-off command sequence. write the register Software encourage (offset 0x44) 0xff → 0x0a → 0xa0

HW encourage Turn-on sequence

1. Configure the register HW turn-on power mode (offset 0x5c), write the bit 1 which power domain will be turn-on, write the others 0;
2. Configure the mask of HW event. write the Hardware Event Turn-on Mask (0x04) bit to 0 to enable HW event trigger off a Turn-on sequence. See [Hardware Event Turn-On Mask \(on page 480\)](#) for more information.

Interrupt

PMU has a interrupt type with 9 event status. See the register Interrupts Status (offset 0x8c) for more information.

3.6.5. Register Description

The PMU of JH7110 has the following registers.

Hardware Event Turn-On Mask

The following table displays information on the hardware event turn-on mask Control Registers.

Table 3-12 Hardware Event Turn-On Mask Register Description

Offset Address: 0x4				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	Hard_event_0_on_mask	RW	0	RTC event encourage turn-on sequence • 1: mask hardware event • 0: enable hardware event
[1]	Hard_event_1_on_mask	RW	0	GMAC event encourage turn-on sequence • 1: mask hardware event • 0: enable hardware event
[2]	Hard_event_2_on_mask	RW	0	RFU • 1: mask hardware event • 0: enable hardware event
[3]	Hard_event_3_on_mask	RW	0	GPIO0 event encourage turn-on sequence • 1: mask hardware event • 0: enable hardware event
[4]	Hard_event_4_on_mask	RW	0	GPIO1 event encourage turn-on sequence • 1: mask hardware event • 0: enable hardware event
[5]	Hard_event_5_on_mask	RW	0	GPIO2 event encourage turn-on sequence • 1: mask hardware event • 0: enable hardware event
[6]	Hard_event_6_on_mask	RW	0	GPIO3 event encourage turn-on sequence • 1: mask hardware event • 0: enable hardware event
[7]	Hard_event_7_on_mask	RW	0	GPU event • 1: mask hardware event • 0: enable hardware event
[8:31]	Reserved			Reserved

Software Turn-On Power Mode

The software turn-on power mode Control Registers are used to configure the power-on mode of the destination via software.

The following table displays information on the software turn-on power mode Control Registers.

Table 3-13 Software Turn-On Power Mode Register Description

Offset Address: 0xc				
Default: 0x003				
Bit	Name	Access	Default	Description
[0]	systop_power_mode	RW	0x1	SYSTOP turn-on power mode
[1]	cpu_power_mode	RW	0x1	CPU turn-on power mode
[2]	gpua_power_mode	RW	0x0	GPUA turn-on power mode
[3]	vdec_power_mode	RW	0x0	VDEC turn-on power mode
[4]	vout_power_mode	RW	0x0	VOUT turn-on power mode
[5]	isp_power_mode	RW	0x0	ISP turn-on power mode
[6]	venc_power_mode	RW	0x0	VENC turn-on power mode
[31:7]	Reserved			Reserved

Software Turn-Off Power Mode

The software turn-on power mode Control Registers are used to configure the power-off mode of the destination via software.

The following table displays information on the software turn-off power mode Control Registers.

Table 3-14 Software Turn-Off Power Mode Register Description

Offset Address: 0x10				
Default: 0x00				
Bit	Name	Access	Default	Description
[0]	systop_power_mode	RW	0x0	SYSTOP turn-on power mode
[1]	cpu_power_mode	RW	0x0	CPU turn-on power mode
[2]	gpua_power_mode	RW	0x0	GPUA turn-on power mode
[3]	vdec_power_mode	RW	0x0	VDEC turn-on power mode
[4]	vout_power_mode	RW	0x0	VOUT turn-on power mode
[5]	isp_power_mode	RW	0x0	ISP turn-on power mode
[6]	venc_power_mode	RW	0x0	VENC turn-on power mode
[31:7]	Reserved			Reserved

Threshold Sequence Timeout

The following table displays information on the threshold sequence timeout Control Registers.

Table 3-15 Threshold Sequence Timeout Register Description

Offset Address: 0x14				
Default: 0xffff				
Bit	Name	Access	Default	Description
[15:0]	timeout_seq_thd	RW	0xffff	Threshold sequence timeout
[31:16]	Reserved			Reserved

Powerdomain Cascade 0

The following table displays information on the Powerdomain Cascade 0 Control Registers.

Table 3-16 Powerdomain Cascade 0 Register Description

Offset Address: 0x18				
Default: 0x04008402				
Bit	Name	Access	Default	Description
[4:0]	pd0_off_cas	RW	0x2	Power domain 0 turn-off cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[9:5]	pd0_on_cas	RW	0x0	Power domain 0 turn-on cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[14:10]	pd1_off_cas	RW	0x1	Power domain 1 turn-off cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[19:15]	pd1_on_cas	RW	0x1	Power domain 1 turn-on cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[24:20]	pd2_off_cas	RW	0x0	Power domain 2 turn-off cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[29:25]	pd2_on_cas	RW	0x2	Power domain 2 turn-on cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[30:31]	Reserved			Reserved

Powerdomain Cascade 1

The following table displays information on the Powerdomain Cascade 1 Control Registers.

Table 3-17 Powerdomain Cascade 1 Register Description

Offset Address: 0x1c				
Default: 0x04010040				
Bit	Name	Access	Default	Description
[4:0]	pd3_off_cas	RW	0x0	<p>Power domain 3 turn-off cascade.</p> <p>The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.</p>
[9:5]	pd3_on_cas	RW	0x2	<p>Power domain 3 turn-on cascade.</p> <p>The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.</p>
[14:10]	pd4_off_cas	RW	0x0	<p>Power domain 4 turn-off cascade.</p> <p>The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.</p>
[19:15]	pd4_on_cas	RW	0x2	<p>Power domain 4 turn-on cascade.</p> <p>The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.</p>
[24:20]	pd5_off_cas	RW	0x0	<p>Power domain 5 turn-off cascade.</p> <p>The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.</p>
[29:25]	pd5_on_cas	RW	0x2	<p>Power domain 5 turn-on cascade.</p> <p>The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.</p>
[30:31]	Reserved			Reserved

Powerdomain Cascade 2

The following table displays information on the Powerdomain Cascade 2 Control Registers.

Table 3-18 Powerdomain Cascade 2 Register Description

Offset Address: 0x20				
Default: 0x04010040				
Bit	Name	Access	Default	Description
[4:0]	pd6_off_cas	RW	0x0	Power domain 6 turn-off cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[9:5]	pd6_on_cas	RW	0x2	Power domain 6 turn-on cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[14:10]	pd7_off_cas	RW	0x0	Power domain 7 turn-off cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[19:15]	pd7_on_cas	RW	0x2	Power domain 7 turn-on cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[24:20]	pd8_off_cas	RW	0x0	Power domain 8 turn-off cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[29:25]	pd8_on_cas	RW	0x2	Power domain 8 turn-on cascade. The register value indicates the power-off sequence of this domain. 0 means the highest priority. System only accepts value from 0 to 7, any other value is invalid.
[30:31]	Reserved			Reserved

Software Encourage

The following table displays information on the Software Encourage Control Registers.

Table 3-19 Software Encourage Register Description

Offset Address: 0x44				
Default: 0x00				
Bit	Name	Access	Default	Description
[7:0]	sw_encourage	RW	0x00	Software encouragement
[8:31]	Reserved			Reserved

TIMER Interrupt Mask Register

The following table displays information on the TIMER Interrupt Mask Register Control Registers.

Table 3-20 TIMER Interrupt Mask Register Description

Offset Address: 0x48				
Default: 0x1ff				
Bit	Name	Access	Default	Description
[0]	seq_done_mask	RW	0x1	Mask the sequence complete event. • 0: mask • 1: Unmask
[1]	hw_req_mask	RW	0x1	Mask the hardware encouragement request. • 0: mask • 1: Unmask
[2:3]	sw_fail_mask	RW	0x1	Mask the software encouragement failure event. • 0: mask • 1: Unmask
[4:5]	hw_fail_mask	RW	0x1	Mask the hardware encouragement failure event. • 0: mask • 1: Unmask
[8:6]	pch_fail_mask	RW	0x1	Mask the P-channel failure event. • 0: mask • 1: Unmask
[31:9]	Reserved			Reserved

P-channel Bypass

The following table displays information on the P-channel Bypass Control Registers.

Table 3-21 P-channel Bypass Register Description

Offset Address: 0x4c				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	pch_bypass	RW	0x0	Bypass p-channel. • 0: Enable p-channel • 1: Bypass p-channel
[1:31]	Reserved			Reserved

P-channel PSTATE

The following table displays information on the P-channel Bypass Control Registers.

Table 3-22 P-channel Bypass Register Description

Offset Address: 0x50				
Default: 0Xffff_ffff				
Bit	Name	Access	Default	Description
[4:0]	pch_pstate	RW	0x1f	P-channel state set
[31:5]	Reserved			Reserved

P-channel Timeout Threshold

The following table displays information on the P-channel timeout threshold Control Registers.

Table 3-23 P-channel Timeout Threshold Register Description

Offset Address: 0x54				
Default: 0x01				
Bit	Name	Access	Default	Description
[7:0]	lp_timeout	RW	0x01	P-channel waiting device acknowledge timeout.
[8:31]	Reserved			Reserved

LP Cell Control Timeout Threshold

The following table displays information on the LP Cell Control timeout threshold Control Registers.

Table 3-24 LP Cell Control Timeout Threshold Register Description

Offset Address: 0x58				
Default: 0x01				
Bit	Name	Access	Default	Description
[7:0]	lp_timeout	RW	0x01	LP Cell Control signal waiting carriers acknowledgement timeout.
[8:31]	Reserved			Reserved

Hardware Turn-On Power Mode

The hardware turn-on power mode Control Registers are used to configure the power-on mode of the destination via hardware.

The following table displays information on the hardware turn-on power mode Control Registers.

Table 3-25 Hardware Turn-On Power Mode Register Description

Offset Address: 0x5c				
Default: 0x003				
Bit	Name	Access	Default	Description
[0]	systop_power_mode	RW	0x1	SYSTOP turn-on power mode
[1]	cpu_power_mode	RW	0x1	CPU turn-on power mode
[2]	gpua_power_mode	RW	0x0	GPUA turn-on power mode
[3]	vdec_power_mode	RW	0x0	VDEC turn-on power mode
[4]	vout_power_mode	RW	0x0	VOUT turn-on power mode
[5]	isp_power_mode	RW	0x0	ISP turn-on power mode
[6]	venc_power_mode	RW	0x0	VENC turn-on power mode
[31:7]	Reserved			Reserved

Current Power Mode

The following table displays information on the current power mode Control Registers.

Table 3-26 Current Power Mode Register Description

Offset Address: 0x80				
Default: 0x103				
Bit	Name	Access	Default	Description
[0]	systop_power_mode	RW	0x1	SYSTOP turn-on power mode
[1]	cpu_power_mode	RW	0x1	CPU turn-on power mode
[2]	gpua_power_mode	RW	0x0	GPUA turn-on power mode
[3]	vdec_power_mode	RW	0x0	VDEC turn-on power mode
[4]	vout_power_mode	RW	0x0	VOUT turn-on power mode
[5]	isp_power_mode	RW	0x0	ISP turn-on power mode
[6]	venc_power_mode	RW	0x0	VENC turn-on power mode
[31:7]	Reserved			Reserved

Current Sequence State

The following table displays information on the current sequence state Control Registers.

Table 3-27 Current Sequence State Register Description

Offset Address: 0x84				
Default: 0x0				
Bit	Name	Access	Default	Description
[1:0]	powermode_cur	RO	0x0	Current sequence state.
[2:31]	Reserved			Reserved

Event Status

The following table displays information on the event status Control Registers.

Table 3-28 PMU Event Status Register Description

Offset Address: 0x88				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	seq_done_event	RO	0x1	Sequence complete.
[1]	hw_req_event	RO	0x1	Hardware encouragement request.
[2:3]	sw_fail_event	RO	0x1	Software encouragement failure.
[4:5]	hw_fail_event	RO	0x1	Hardware encouragement failure.
[8:6]	pch_fail_event	RO	0x1	P-channel failure.
[31:9]	Reserved			Reserved

Interrupt Status

The following table displays information on the interrupt status Control Registers.

Table 3-29 PMU Event Status Register Description

Offset Address: 0x8c				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	seq_done_event	RO	0x1	Sequence complete.
[1]	hw_req_event	RO	0x1	Hardware encouragement request.
[2:3]	sw_fail_event	RO	0x1	Software encouragement failure.
[4:5]	hw_fail_event	RO	0x1	Hardware encouragement failure.
[8:6]	pch_fail_event	RO	0x1	P-channel failure.
[31:9]	Reserved			Reserved

Hardware Event Record

The following table displays information on the hardware event record Control Registers.

Table 3-30 Hardware Event Record Register Description

Offset Address: 0x90				
Default: 0x0				
Bit	Name	Access	Default	Description
[7:0]	hw_event_crd	RO	0x0	Hardware event record.
[8:31]	Reserved			Reserved

Hardware Event Type Record

The following table displays information on the hardware event type record Control Registers.

Table 3-31 Hardware Event Type Record Register Description

Offset Address: 0x94				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	encourage_type_crd	RO	0x0	Hardware/Software encouragement type record. • 0: Software • 1: Hardware
[1:31]	Reserved			Reserved

P-channel PACTIVE status

The following table displays information on the P-channel PACTIVE Control Registers.

Table 3-32 P-channel PACTIVE Register Description

Offset Address: 0x98				
Default: 0x0				
Bit	Name	Access	Default	Description
[10:0]	pch_active	RO	0x0	P-channel PACTIVE status
[31:11]	Reserved			Reserved

4. Image Subsystem

4.1. ISP

Compared with the previous version, JH7110 implements ISP 2.0 which brings about image quality improvement, geographic distortion correction, video stabilization, and overlay functions to extend the range of possible applications.

4.1.1. Overview

4.1.2. Feature

The ISP-RGB of JH7110 has the following features.


- Sensor Interface
 - Support up to 1080P @30fps CMOS RGGB image sensor
 - Support 1 MIPI and 1 DVP sensor input interface
 - Support 12-bit sensor data input
- Image processing engine
 - Built-in color pattern generation
 - Sensor black level compensation
 - Defective pixel correction
 - R/G/B LUT for sensor linearisation correction
 - Image analysis for AE, AWB, and AF
 - Programmable histogram analysis
 - White balance control
 - Lens shading compensation
 - Color shading compensation
 - CMOS sensor spatial crosstalk cancellation (Gr and Gb balance filter)
 - Advanced Bayer CFA color interpolation
 - False-color suppression
 - Advanced edge control and enhancement
 - R/G/B Gamma LUT
 - Color correction matrix
 - Color space conversion
 - Brightness/contrast and hue/saturation adjustment
 - Global tone mapping
 - Spatial noise reduction
- Back-end processing
 - Seamless digital scale down from 1/4 × to 1 ×
 - Support up to 3 channel video streaming

4.1.3. Block Diagram

In the JH7110 platform, ISP is called **dom_isp**.

The block diagram of the subsystem is displayed in the following diagram.

Figure 4-1 ISP Block Diagram



4.1.4. Clock and Reset Specification

Clock Specification

The clock specification of ISP are displayed in the following sheet.

Table 4-1 ISP Clock Specification

Module	Clock	Internal	Default Freq (MHz)	Max Freq (MHz)	Typ. Freq (MHz)
dom_isp_syscon	<code>clk_isp_2x</code>	TRUE	0	614.4	614.4
	<code>clk_isp_axi</code>	TRUE	0	307.2	307.2
	<code>clk_dom4_apb_func</code>	TRUE	0	51.2	51.2
dom_isp_crg	<code>clk_mipi_rx0_pxl</code>	TRUE	0	307.2	204.8
	<code>clk_bist_apb</code>	TRUE	50	50	50
	<code>u3_pclk_mux.func_pclk</code>	FALSE	0	51.2	51.2
	<code>u3_pclk_mux.bist_pclk</code>	FALSE	50	50	50
	<code>clk_dom4_apb</code>	TRUE	0	51.2	51.2
	<code>clk_dvp_inv</code>	TRUE	148.5	200	148.5

Table 4-1 ISP Clock Specification (continued)

Module	Clock	Internal	Default Freq (MHz)	Max Freq (MHz)	Typ. Freq (MHz)
u0_vin	u0_m31dphy.cfgclk_in	FALSE	0	153.6	102.4
	u0_m31dphy.refclk_in	FALSE	0	102.4	51.2
	u0_m31dphy.txclkesclan0	FALSE	0	40.96	20.48
	u0_vin.pclk_free	FALSE	0	51.2	51.2
	u0_vin.pclk	FALSE	0	51.2	51.2
	u0_vin.sys_clk	FALSE	0	614.4	307.2
	u0_vin.pixel_clk_if0	FALSE	0	307.2	204.8
	u0_vin.pixel_clk_if1	FALSE	0	307.2	204.8
	u0_vin.pixel_clk_if2	FALSE	0	307.2	204.8
	u0_vin.pixel_clk_if3	FALSE	0	307.2	204.8
	u0_vin.clk_p_axird	FALSE	0	307.2	204.8
	u0_vin.clk_p_axiwr	FALSE	0	307.2	204.8
	u0_vin.ACLK	FALSE	0	307.2	307.2
u0_ispv2_top_wrapper	u0_ispv2_top_wrapper.clk_isp_axi_in	FALSE	0	307.2	307.2
	u0_ispv2_top_wrapper.clk_isp_x2	FALSE	0	614.4	614.4
	u0_ispv2_top_wrapper.clk_isp	FALSE	0	307.2	307.2
u0_ispv2_top_wrapper	u0_ispv2_top_wrapper.clk_p	FALSE	0	307.2	204.8
	u0_ispv2_top_wrapper.clk_c	FALSE	0	307.2	204.8
dom_isp_crg	u0_crg.pclk	TRUE	0	51.2	51.2
dom_isp_syscon	u0_syscon.pclk	FALSE	0	51.2	51.2
m31dphy_apbcfg	u0_m31dphy_apbcfg.pclk	FALSE	0	51.2	51.2
axi2apb_bridge	u0_axi2apb_bridge.clk_dom4_apb	FALSE	0	51.2	51.2
	u0_axi2apb_bridge.isp_axi4slv_clk	FALSE	0	307.2	307.2

Reset Specification

The reset specification of ISP are displayed in the following sheet.

Table 4-2 ISP Reset Specification

Module	Reset	Soft	rootReset0
u0_isp	u0_ispv2_top_wrapper.rst_p	TRUE	dom_isp_top.ip_top_reset_n
	u0_ispv2_top_wrapper.rst_c	TRUE	dom_isp_top.ip_top_reset_n
	u0_ispv2_top_wrapper.rstn_isp	FALSE	dom_isp_top.rstn_isp_axi
	u0_ispv2_top_wrapper.rstn_isp_axi	FALSE	dom_isp_top.rstn_isp_axi
	u0_m31dphy.hw_rstn	TRUE	dom_isp_top.ip_top_reset_n

Table 4-2 ISP Reset Specification (continued)

Module	Reset	Soft	rootReset0
	u0_m31dphy.RSTB09_ALWAYS_ON	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_n_pclk	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_n_pixel_clk_if0	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_n_pixel_clk_if1	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_n_pixel_clk_if2	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_n_pixel_clk_if3	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_n_sys_clk	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_p_axird	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.rst_p_axiwr	TRUE	dom_isp_top.ip_top_reset_n
	u0_vin.ARESETn	FALSE	dom_isp_top.rstn_isp_axi
	u0_axi2apb_bridge.ip_top_reset_n	FALSE	dom_isp_top.ip_top_reset_n
	u0_axi2apb_bridge.isp_axi4slv_rstn	FALSE	dom_isp_top.rstn_isp_axi
	u0_crg.func_resetn	FALSE	dom_isp_top.ip_top_reset_n
	u0_crg.presetn	FALSE	dom_isp_top.ip_top_reset_n
	u0_syscon.presetn	FALSE	dom_isp_top.ip_top_reset_n
	u0_m31dphy_apbcfg.presetn	FALSE	dom_isp_top.ip_top_reset_n

Detailed Information

If you still need more information on the clock and reset specifications of ISP, contact StarFive for the following documentation.

- *ISP subsystem clock and reset specification*

4.1.5. Control Registers

4.1.5.1. CRG

The CRG of ISP RGB has the following registers.

clk_dom4_apb_func

Table 4-3 clk_dom4_apb_func Register Description

Offset Address: 16'h0			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h6	Clock divider coefficient:

Table 4-3 clk_dom4_apb_func Register Description (continued)

Offset Address: 16'h0			
Access: RW			
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 15 • Default: 6 • Min: 6 • Typical: 6

clk_mipi_rx0_pxl**Table 4-4 clk_mipi_rx0_pxl Register Description**

Offset Address: 16'h4			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h3	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 8 • Default: 3 • Min: 2 • Typical: 3

clk_dvp_inv**Table 4-5 clk_dvp_inv Register Description**

Offset Address: 16'h8			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	clk_polarity	1	<ul style="list-style-type: none"> • 1: clock inverter • 0: clock buffer
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_m31dphy_cfgclk_in**Table 4-6 clk_u0_m31dphy_cfgclk_in Register Description**

Offset Address: 16'hc			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h6	Clock divider coefficient: <ul style="list-style-type: none">• Max: 16• Default: 6• Min: 4• Typical: 6

clk_u0_m31dphy_refclk_in**Table 4-7 clk_u0_m31dphy_refclk_in Register Description**

Offset Address: 16'h10			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h12	Clock divider coefficient: <ul style="list-style-type: none">• Max: 16• Default: 12• Min: 6• Typical: 12

clk_u0_m31dphy_txclkesc_lan0**Table 4-8 clk_u0_m31dphy_refclk_in Register Description**

Offset Address: 16'h14			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h30	Clock divider coefficient:

Table 4-8 clk_u0_m31dphy_refclk_in Register Description (continued)

Offset Address: 16'h14			
Access: RW			
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 60 • Default: 30 • Min: 15 • Typical: 30

clk_u0_vin_pclk**Table 4-9 clk_u0_vin_pclk Register Description**

Offset Address: 16'h18			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_vin_sys_clk**Table 4-10 clk_u0_vin_sys_clk Register Description**

Offset Address: 16'h1c			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h2	Clock divider coefficient: <ul style="list-style-type: none"> • Max: 8 • Default: 2 • Min: 1 • Typical: 2

clk_u0_vin_pixel_clk_if0**Table 4-11 clk_u0_vin_pixel_clk_if0 Register Description**

Offset Address: 16'h20			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_vin_pixel_clk_if1**Table 4-12 clk_u0_vin_pixel_clk_if1 Register Description**

Offset Address: 16'h24			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_vin_pixel_clk_if2**Table 4-13 clk_u0_vin_pixel_clk_if2 Register Description**

Offset Address: 16'h28			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_vin_pixel_clk_if3**Table 4-14 clk_u0_vin_pixel_clk_if3 Register Description**

Offset Address: 16'h2c			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_vin_clk_p_axiwr**Table 4-15 clk_u0_vin_clk_p_axiwr Register Description**

Offset Address: 16'h30			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'h0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_mipi_rx0_pxl • clk_dvp_inv
[0:23]	Reserved	0	Reserved

clk_u0_ispv2_top_wrapper_clk_c**Table 4-16 clk_u0_ispv2_top_wrapper_clk_c Register Description**

Offset Address: 16'h34			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	1	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'h0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_mipi_rx0_pxl • clk_dvp_inv
[0:23]	Reserved	0	Reserved

Software_RESET_assert0_addr_assert_sel**Table 4-17 Software_RESET_assert0_addr_assert_sel Register Description**

Offset Address: 16'h38			
Access: RW			
Bit	Name	Default	Description
[0]	rst_u0_ispv2_top_wrapper_rst_p	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rst_u0_ispv2_top_wrapper_rst_c	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_m31dphy_hw_rstn	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_m31dphy_RSTB09_ALWAYS_ON	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_vin_rst_n_pclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_vin_rst_n_pixel_clk_if0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_vin_rst_n_pixel_clk_if1	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_vin_rst_n_pixel_clk_if2	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u0_vin_rst_n_pixel_clk_if3	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_vin_rst_n_sys_clk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_vin_rst_p_axird	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_vin_rst_p_axiwr	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31:12]	Reserved	0	Reserved

ISPCRG_RESET_STATUS**Table 4-18 ISPCRG_RESET_STATUS Register Description**

Offset Address: 16'h3c			
Access: RW			
Bit	Name	Default	Description
[0]	rst_u0_ispv2_top_wrapper_rst_p	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rst_u0_ispv2_top_wrapper_rst_c	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_m31dphy_hw_rstn	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_m31dphy_RSTB09_ALWAYS_ON	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_vin_rst_n_pclk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_vin_rst_n_pixel_clk_if0	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_vin_rst_n_pixel_clk_if1	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_vin_rst_n_pixel_clk_if2	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u0_vin_rst_n_pixel_clk_if3	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_vin_rst_n_sys_clk	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_vin_rst_p_axird	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_vin_rst_p_axiwr	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31:12]	Reserved	0	Reserved

4.1.5.2. SYSCON

The SYSCON of ISP RGB has the following registers.

SYSCONSAIF__SYSCFG_0

Table 4-19 SYSCONSAIF__SYSCFG_0 Register Description

Offset Address: 0x0				
Default: 0x0				
Bit	Name	Access	Default	Description
[1:0]	u0_vin_SCFG_sram_config	RW	0x0	
[2]	u0_vin_cnfg_axi_dvp_en	RW	0x0	
[13:3]	u0_vin_cnfg_axird_axi_cnt_end	RW	0x0	
[31:14]	Reserved	None	0x0	Reserved

SYSCONSAIF__SYSCFG_4

Table 4-20 SYSCONSAIF__SYSCFG_4 Register Description

Offset Address: 0x4				
Access: RW				
Bit	Name	Access	Default	Description
[0:31]	u0_vin_cnfg_axird_end_addr	RW	0x0	

SYSCONSAIF__SYSCFG_8

Table 4-21 SYSCONSAIF__SYSCFG_8 Register Description

Offset Address: 0x8				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	u0_vin_cnfg_axird_intr_clean	RW	0x0	
[1]	u0_vin_cnfg_axird_intr_mask	RW	0x0	
[13:2]	u0_vin_cnfg_axird_line_cnt_end	RW	0x0	
[25:14]	u0_vin_cnfg_axird_line_cnt_start	RW	0x0	
[31:26]	Reserved	None	0x0	Reserved

SYSCONSAIF__SYSCFG_12**Table 4-22 SYSCONSAIF__SYSCFG_12 Register Description**

Offset Address: 0xc				
Default: 0x0				
Bit	Name	Access	Default	Description
[12:0]	u0_vin_cfg_axird_pix_cnt_end	RW	0x0	
[25:13]	u0_vin_cfg_axird_pix_cnt_start	RW	0x0	
[27:26]	u0_vin_cfg_axird_pix_ct	RW	0x0	
[31:28]	Reserved	None	0x0	Reserved

SYSCONSAIF__SYSCFG_16**Table 4-23 SYSCONSAIF__SYSCFG_16 Register Description**

Offset Address: 0x10				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_vin_cfg_axird_start_addr	RW	0x0	

SYSCONSAIF__SYSCFG_20**Table 4-24 SYSCONSAIF__SYSCFG_20 Register Description**

Offset Address: 0x14				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:3]	u0_vin_cfg_axiwr0_channel_sel	RW	0x0	
[4]	u0_vin_cfg_axiwr0_en	RW	0x0	
[31:5]	Reserved	None	0x0	Reserved

SYSCONSAIF__SYSCFG_24**Table 4-25 SYSCONSAIF__SYSCFG_24 Register Description**

Offset Address: 0x18				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_vin_cfg_axiwr0_end_addr	RW	0x0	

SYSCONSAIF__SYSCFG_28**Table 4-26 SYSCONSAIF__SYSCFG_28 Register Description**

Offset Address: 0x1c				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	u0_vin_cfg_axiwr0_intr_clean	RW	0x0	
[1]	u0_vin_cfg_axiwr0_intr_mask	RW	0x0	
[12:2]	u0_vin_cfg_axiwr0_pix_cn-t_end	RW	0x0	
[14:13]	u0_vin_cfg_axiwr0_pix_ct	RW	0x0	
[16:15]	u0_vin_cfg_axiwr0_pixel_high_bit_sel	RW	0x0	
[31:17]	Reserved	None	0x0	Reserved

SYSCONSAIF__SYSCFG_32**Table 4-27 SYSCONSAIF__SYSCFG_32 Register Description**

Offset Address: 0x20				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_vin_cfg_axiwr0_start_addr	RW	0x0	

SYSCONSAIF__SYSCFG_36**Table 4-28 SYSCONSAIF__SYSCFG_36 Register Description**

Offset Address: 0x24				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	u0_vin_cfg_color_bar_en	RW	0x0	
[1]	u0_vin_cfg_dvp_hs_pos	RW	0x0	
[2]	u0_vin_cfg_dvp_swap_en	RW	0x0	
[3]	u0_vin_cfg_dvp_vs_pos	RW	0x0	
[4]	u0_vin_cfg_gen_en_axird	RW	0x0	
[5]	u0_vin_cfg_isp_dvp_en0	RW	0x0	
[6:7]	u0_vin_cfg_mipi_byte_en_isp0	RW	0x0	
[11:8]	u0_vin_cfg_mipi_channel_sel0	RW	0x0	

Table 4-28 SYSCONSAIF__SYSCFG_36 Register Description (continued)

Offset Address: 0x24				
Default: 0x0				
Bit	Name	Access	Default	Description
[12]	u0_vin_cfg_p_i_mipi_header_en0	RW	0x0	
[16:13]	u0_vin_cfg_pix_num	RW	0x0	
[26:17]	u0_vin_generic_sp	RO	0x0	
[31:27]	Reserved	None	0x0	Reserved

SYSCONSAIF__SYSCFG_40

Table 4-29 SYSCONSAIF__SYSCFG_40 Register Description

Offset Address: 0x28				
Default: 0x0				
Bit	Name	Access	Default	Description
[15:0]	u0_vin_test_generic_ctrl	RO	0x0	
[31:16]	u0_vin_test_generic_status	RW	0x0	

4.1.6. More Information

ISPV2

If you still need more information on the ISPV2 of JH7110, contact StarFive and request the following documentation.

- ISP V2 reference: *ISP V2.0 Development Plan*
- VIN_syscon_register reference: *vin_syscon_register.csv*
- M31dphy_register reference: *m31dphy_apbcfg.csv*

cdns_csi2Rx

If you still need more information on the cdns_csi2Rx of JH7110, contact StarFive and request the following documentation.

- *MIPI-CSI2 v1.3 RX Controller (CSI2RX) User Guide*

MIPI RX DPHY

If you still need more information on the MIPI RX DPHY of JH7110, contact StarFive and request the following documentation.

- *M31DPHYRX611TL028D MIPI D-PHY Receiver of TSMC 28nm Logic 0.9V/1.8V High Performance Compact Plus Process*


5. Display Subsystem

The display subsystem, named as dom_vout_top in the JH7110 system, includes front-end video data capture, display controller and display interface, such as RGB IF, HDMI and MIPI.

5.1. Block Diagram

The block diagram of the display subsystem is displayed in following diagram.

Figure 5-1 Display Subsystem Block Diagram



Data Mapping

The DSI transmitter's pixel data could be from panel 0 or panel 1 interface of DC8200, and could be selected from DP or DPI interface. The RGB PAD and HDMI have similar mechanism.

Table 5-1 Display Subsystem Data Mapping

Destination	Supported Data Mapping	Comment
DPI to PAD	<ul style="list-style-type: none">DP0/DP1 or DPI0/1 is used, default DPI is used.RGB24, RGB666 (CFG1), RGB565 (CFG1) when DPI is used.	For flexibility
DSI Tx Data from DC8200	<ul style="list-style-type: none">Both DPI and DP are supported.YUV420 8-bit only (CFG3).YUV422 8-bit only (CFG1).	Default DPI

Table 5-1 Display Subsystem Data Mapping (continued)

Destination	Supported Data Mapping	Comment
HDMI Data from DC8200	<ul style="list-style-type: none"> Both DPO and DP1 are used for RGB and YUV. YUV444 and YUV422 8-bit/10-bit (CFG1). YUV420 8-bit/10-bit (CFG3). 	DP by default, and DPI for backup

5.2. Memory Map

The memory map of the display subsystem is displayed as the table below.

Table 5-2 Display Subsystem Memory Map

Base Address: 0x2940_0000				
AHB NO.	Class	Module	Start Address	Size (KB)
0	AHB	DC8200 AHB 0	0x00_0000	512
1	AHB	DC8200 AHB 1	0x08_0000	512
2	ahb2apb_sync	Reserved	0x10_0000	64
		Reserved	0x11_0000	64
		Reserved	0x12_0000	64
		Reserved	0x13_0000	64
		Reserved	0x14_0000	64
		Reserved	0x15_0000	64
		Reserved	0x16_0000	64
		Reserved	0x17_0000	64
		Reserved	0x18_0000	64
		u0_hdmitx	0x19_0000	64
		Reserved	0x1A_0000	64
		SYSCON	0x1B_0000	64
		CRG	0x1C_0000	64
		dsiTx(ahb2apb_sync)	0x1D_0000	64


5.3. Clock and Reset

Block Diagram

The display subsystem has these clock source, source clock for whole display subsystem, MIPI TX DPHY's PLL reference clock, HDMI PHY's reference clock, four channel I2S transmitter bit clock.

The clock division architecture is shown in the following diagram.

Figure 5-2 Display Subsystem Clock and Reset Block Diagram



Specification

The clock and reset specification of the display subsystem is displayed in the following table.

Table 5-3 Display Subsystem Clock and Reset Specification

Module	Clock	Internal	Default Freq (MHz)	Max Freq (MHz)	Typ. Freq (MHz)	Source0	Source1
	clk_disp_root	TRUE	0	1228.8	1228.8	dom_vout_top.clk_vout_src	
Source	clk_disp_axi	TRUE	0	614.4	614.4	dom_vout_top.clk_vout_axi	
	clk_disp_ahb	TRUE	0	204.8	204.8	dom_vout_top.clk_vout_ahb	
	clk_hdmi_phy_ref	TRUE	24	24	24	dom_vout_top.clk_hdmi phy_ref	
	clk_hdmitx0_mclk	TRUE	0	51.2	51.2	dom_vout_top.clk_hdmitx0_mclk	
	clk_hdmitx0_sck	TRUE	0	12.8	12.8	dom_vout_top.clk_hdmitx0_bclk	
	clk_hdmitx0_pixelclk	TRUE	0	297	0	u0_hdmi_tx.clk_pix	
	clk_mipi_dphy_ref	TRUE	12	12	12	dom_vout_top.clk_mipi phy_ref	
	clk_mipitx_dphy_rxesc	TRUE	0	10	0	u0_mipitx_dphy.clk_rxesc	
	clk_mipitx_dphy_txbytehs	TRUE	0	297	0	u0_mipitx_dphy.clk_txbytehs	
Divider	u0_pclk_mux.bist_pclk	FALSE	50	50	50	dom_vout_top.bist_pclk	
	clk_disp_apb	TRUE	0	51.2	51.2	u0_pclk_mux.pclk	
	clk_apb	TRUE	0	51.2	51.2	clk_disp_ahb	
	u0_pclk_mux.func_pclk	FALSE	0	51.2	51.2	clk_apb	
	clk_dc8200_pix0	TRUE	0	307.2	307.2	clk_disp_root	
	clk_dsi_sys	TRUE	0	307.2	307.2	clk_disp_root	
	clk_tx_esc	TRUE	0	20.48	17.07	clk_disp_ahb	
Bus	u0_dom_vout_crg.pclk	TRUE	0	51.2	51.2	clk_disp_apb	
	u0_dom_vout_syscon.pclk	FALSE	0	51.2	51.2	clk_disp_apb	
	u0_saif_amba_dom_vout_ab_dec.clk_ahb	FALSE	0	204.8	204.8	clk_disp_ahb	
	u0_ahb2apb.clk_ahb	FALSE	0	204.8	204.8	clk_disp_ahb	
	u0_p2p_async.clk_apbs	FALSE	0	51.2	51.2	clk_disp_apb	

Table 5-3 Display Subsystem Clock and Reset Specification (continued)

Module	Clock	Internal	Default Freq (MHz)	Max Freq (MHz)	Typ. Freq (MHz)	Source0	Source1
	u0_p2p_async.clk_apbm	FALSE	0	307.2	307.2	clk_dsi_sys	
DC8200	u0_dc8200.clk_axi	FALSE	0	614.4	614.4	clk_disp_axi	
	u0_dc8200.clk_core	FALSE	0	614.4	614.4	clk_disp_axi	
	u0_dc8200.clk_ahb	FALSE	0	204.8	204.8	clk_disp_ahb	
	u0_dc8200.clk_pix0	FALSE	0	307.2	307.2	clk_dc8200_pix0	clk_hdmitx0_pixelclk
	u0_dc8200.clk_pix1	FALSE	0	307.2	307.2	clk_dc8200_pix0	clk_hdmitx0_pixelclk
	dom_vout_top.lcd_clk(gpio)	FALSE	0	74.25	0	u0_dc8200.clk_pix0_out	u0_dc8200.clk_pix1_out
dsiTx	u0_cdns_dsiTx.clk_apb	FALSE	0	307.2	307.2	clk_dsi_sys	
	u0_cdns_dsiTx.clk_sys	FALSE	0	307.2	307.2	clk_dsi_sys	
	u0_cdns_dsiTx.clk_dpi	FALSE	0	307.2	307.2	clk_dc8200_pix0	clk_hdmitx0_pixelclk
	u0_cdns_dsiTx.clk_txesc	FALSE	0	20.48	17.07	clk_tx_esc	
	u0_cdns_dsiTx.clk_rxesc	FALSE	0	10	0	clk_mipitx_dphy_rxesc	
	u0_cdns_dsiTx.clk_txbytehs	FALSE	0	297	0	clk_mipitx_dphy_txbytehs	
mipitx DPHY	u0_mipitx_dphy.clk_txesc	FALSE	0	20.48	17.07	clk_tx_esc	
	u0_mipitx_dphy.clk_sys	FALSE	0	51.2	51.2	clk_disp_apb	
	u0_mipitx_dphy.clk_dphy_ref	FALSE	12	12	12	clk_mipi_dphy_ref	
	u0_mipitx_apbif.pclk	FALSE	0	51.2	51.2	clk_disp_apb	
HDMI	u0_hdmi_tx.clk_mclk	FALSE	0	51.2	51.2	clk_hdmitx0_mclk	
	u0_hdmi_tx.clk_bclk	FALSE	0	12.8	12.8	clk_hdmitx0_sck	
	u0_hdmi_tx.clk_sys	FALSE	0	51.2	51.2	clk_disp_apb	
	u0_hdmi_tx.clk_ref	FALSE	24	24	24	clk_hdmi_phy_ref	

For more information on the specification, see vout_clkrst_spec.xlsx.



StarFive

5.4. Interrupt

The interrupt in the display subsystem is connected to both U74 and E24 core directly. All the interrupts of the module are connected to the display subsystem top, and then connected to CPU.

The interrupt bit map is shown in the following table.

Table 5-4 Display Subsystem Interrupts

Name	Order	Connection
vout_sys_int	0	DC8200 DC INT
	1	DC8200 SEC INT
	2	DC8200 MMU INT
	3	DSI
	4	u0_hdmi

5.5. Pixel Data Mapping

5.5.1. DC8200 Data Mapping

DC8200 has DP and DPI interfaces for each panel. The RGB data mapping in DP and DPI data is displayed in the following table. Only CFG1 supports RGB565 and RGB666 format.

Figure 5-3 DC8200 RGB Data Mapping

DPI Display Bit Mapping Options for display0Color																															
	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
30 bit R10G10B10	R7	R6	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	
DPI 24 bit							R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0	
DPI 18 bit Config 1														R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
DPI 18 bit Config 2														R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
DPI 16 bit Config 1															R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	
DPI 16 bit Config 2															R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	
DPI 16 bit Config 3															R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0	

RGB Format Setting on the DP0/1_Data Signal																																		
Configuration	Bits 2:0	47	...	43	42	41	40	39	38	37	...	31	...	27	26	25	24	23	22	21	...	15	...	11	10	9	8	7	6	...	0			
RGB565	0	R4	...	R0										G5	...	G1	G0									B4	...	B0						
RGB666	1	R5	...	R1	R0									G5	...	G1	G0									B5	...	B1	B0					
RGB888	2	R7	...	R3	R2	R1	R0							G7	...	G3	G2	G1	G0								B7	...	B3	B2	B1	B0		
RGB101010	3	R9	...	R5	R4	R3	R2	R1	R0					G9	...	G5	G4	G3	G2	G1	G0							B9	...	B5	B4	B3	B1	B0

DC8200 has a DP and a DPI interface for each panel. And the YUV data mapping in the DP data is displayed in the following table. YUV422 CFG1 and YUV420 CFG3 formats support signal connection integration.

Figure 5-4 DC8200 DP Data Mapping

YUV422BIT8CFG1	<i>In0c0</i>	2	Cb _{0_0}	...		Cb _{0_0}				Y _{0_0}	7	...	Y _{0_0}	0			...					
YUV422BIT8CFG1	<i>In0c1</i>	2	Cr _{0_0}	7	...		Cr _{0_0}				Y _{0_1}	7	...	Y _{0_1}	0			...				
YUV422BIT8CFG1	<i>In0c2</i>	2	Cb _{0_2}	7	...		Cb _{0_2}				Y _{0_2}	7	...	Y _{0_2}	0			...				
YUV422BIT8CFG1	<i>In0c3</i>	2	Cr _{0_2}	7	...		Cr _{0_2}				Y _{0_3}	7	...	Y _{0_3}	0			...				
YUV422BIT8CFG1	<i>In1c0</i>	2	Cb _{1_0}	7	...		Cb _{1_0}				Y _{1_0}	7	...	Y _{1_0}	0			...				
YUV422BIT8CFG2	<i>In0c0</i>	3	Cb ₀	7	...		Cb ₀				Y ₀	7	...	Y ₀	0			...				
YUV422BIT8CFG2	<i>In0c0</i>	3	Cr ₀	7	...		Cr ₀				Y ₁	7	...	Y ₁	0			...				
YUV422BIT10CFG1	<i>In0c0</i>	8	Cb _{0_0}	9	...				Cb _{0_0}		Y _{0_0}	9	...		Y _{0_0}	0		...				
YUV422BIT10CFG1	<i>In0c1</i>	8	Cr _{0_0}	9	...				Cr _{0_0}		Y _{0_1}	9	...		Y _{0_1}	0		...				
YUV422BIT10CFG1	<i>In0c2</i>	8	Cb _{0_2}	9	...				Cb _{0_2}		Y _{0_2}	9	...		Y _{0_2}	0		...				
YUV422BIT10CFG1	<i>In0c3</i>	8	Cr _{0_2}	9	...				Cr _{0_2}		Y _{0_3}	9	...		Y _{0_3}	0		...				
YUV422BIT10CFG1	<i>In1c0</i>	8	Cb _{1_0}	9	...				Cb _{1_0}		Y _{1_0}	9	...		Y _{1_0}	0		...				
YUV422BIT10CFG2	<i>In0c0</i>	9	Cb ₀	9	...				Cb ₀		Y ₀	9	...		Y ₀	0		...				
YUV422BIT10CFG2	<i>In0c1</i>	9	Cr ₀	9	...				Cr ₀		Y ₁	9	...		Y ₁	0		...				
YUV420BIT8CFG3	<i>In0</i>	12	Cb _{0_0}	7	...		Cb _{0_1}				Y _{0_0}	7	...	Y _{0_0}	0			Y _{0_1}	7	...	Y _{0_1}	0
YUV420BIT8CFG3	<i>In1</i>	12	Cr _{1_0}	7	...		Cr _{1_0}				Y _{1_0}	7	...	Y _{1_0}	0			Y _{1_1}	7	...	Y _{1_1}	0
YUV420BIT10CFG3	<i>In0</i>	13	Cb _{0_0}	9	...			Cb _{0_0}		Y _{0_0}	9	...		Y _{0_0}	0			Y _{0_1}	9	...	Y _{0_1}	0
YUV420BIT10CFG3	<i>In1</i>	13	Cr _{1_0}	9	...			Cr _{1_0}		Y _{1_0}	9	...		Y _{1_0}	0			Y _{1_1}	9	...	Y _{1_1}	0

5.5.2. DSI Data Mapping

DSI could transmit RGB and YUV420/YUV422 data through DSI-Link. The data mapping in its 36-bit parallel data is displayed in the following table.

Figure 5-5 DS1 DPI Data Mapping

Colour Format	Pixel Interface Mapping																				Notes														
	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
RGB565																			R4							G0	B4							BO	
RGB666																			R5							G0	B5							BO	
RGB666lp																			R6							G0	B5							BO	
RGB888																			R7							G0	B7							BO	
RGB10																			R8							G0	B9							BO	
RGB12																			R9							G0	B11							BO	
YCbCr422_8bit Even Pixel																										Y0	U7							U0	
YCbCr422_8bit Odd Pixel																										Y0	V7							V0	
YCbCr420_12bit																										Y0	U7							U0	
YCbCr420 12bit																										Y0	V7							V0	

5.5.3. HDMI Data Mapping

The HDMI has 3 12-bit parallel data input for RGB or YUV pixel data. The data mapping is displayed in the table below.

Figure 5-6 HDMI Data Mapping

Video Format	pin_ch2_r[11:0]	pin_ch1_g[11:0]	pin_ch0_b[11:0]
8-bit RGB	{R[7:0],4'b0}	{G[7:0],4'b0}	{B[7:0],4'b0}
10-bit RGB	{R[9:0],2'b0}	{G[9:0],2'b0}	{B[9:0],2'b0}
12-bit RGB	R[11:0]	G[11:0]	B[11:0]
8-bit YCbCr444	{Cr[7:0],4'b0}	{Y[7:0],4'b0}	{Cb[7:0],4'b0}
10-bit YCbCr444	{Cr[9:0],2'b0}	{Y[9:0],2'b0}	{Cb[9:0],2'b0}
12-bit YCbCr444	Cr [11:0]	Y [11:0]	Cb[11:0]
8-bit YCbCr422	12'b0	{Y(n)[7:0], 4'b0}/ {Y(n+1)[7:0], 4'b0}/	{Cb(n)[7:0], 4'b0}/ {Cr(n)[7:0], 4'b0}/
10-bit YCbCr422	12'b0	{Y(n)[9:0], 2'b0}/ {Y(n+1)[9:0], 2'b0}	{Cb(n)[9:0], 2'b0}/ {Cr(n)[9:0], 2'b0}
12-bit YCbCr422	12'b0	Y(n)[11:0]/ Y(n+1)[11:0]	Cb(n)[11:0]/ Cr(n)[11:0]
8-bit YCbCr420	{Y(L)(n)[7:0],4'b0}	{Y(L)(n+1)[7:0],4'b0}	{Cb(L)(n)[7:0], 4'b0}
	{Y(L+1)(n)[7:0],4'b0}	{Y(L+1)(n+1)[7:0],4'b0}	{Cr(L+1)(n)[7:0], 4'b0}
10-bit YCbCr420	{Y(L)(n)[9:0],2'b0}	{Y(L)(n+1)[9:0],2'b0}	{Cb(L)(n)[9:0], 2'b0}
	{Y(L+1)(n)[9:0],2'b0}	{Y(L+1)(n+1)[9:0],2'b0}	{Cr(L+1)(n)[9:0], 2'b0}
12-bit YCbCr420	Y(L)(n) [11:0]	Y(L)(n+1) [11:0]	Cb(L)(n)[11:0]
	Y(L+1)(n) [11:0]	Y(L+1)(n+1) [11:0]	Cr(L+1)(n)[11:0]

5.6. Control Registers

5.6.1. DOM VOUT CRG

The Control Registers of **dom_vout_crg** are described in the following tables.

clk_apb

Table 5-5 clk_apb Register Description

Offset Address: 16'h0			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h4	Clock divider coefficient: <ul style="list-style-type: none">• Max: 8• Default: 4• Min: 4• Typical: 4

clk_dc8200_pix0**Table 5-6 clk_dc8200_pix0 Register Description**

Offset Address: 16'h4			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h4	Clock divider coefficient: <ul style="list-style-type: none">• Max: 63• Default: 4• Min: 4• Typical: 4

clk_dsi_sys**Table 5-7 clk_dsi_sys Register Description**

Offset Address: 16'h8			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h4	Clock divider coefficient: <ul style="list-style-type: none">• Max: 31• Default: 4• Min: 4• Typical: 4

clk_tx_esc**Table 5-8 clk_tx_esc Register Description**

Offset Address: 16'hc			
Access: RW			
Bit	Name	Default	Description
[31]	Reserved	0	Reserved
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	clk_divcfg	24'h12	Clock divider coefficient:

Table 5-8 clk_tx_esc Register Description (continued)

Offset Address: 16'hc			
Access: RW			
Bit	Name	Default	Description
			<ul style="list-style-type: none"> • Max: 31 • Default: 12 • Min: 10 • Typical: 12

clk_u0_dc8200_clk_axi**Table 5-9 clk_u0_dc8200_clk_axi Register Description**

Offset Address: 16'h10			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dc8200_clk_core**Table 5-10 clk_u0_dc8200_clk_core Register Description**

Offset Address: 16'h14			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dc8200_clk_ahb**Table 5-11 clk_u0_dc8200_clk_ahb Register Description**

Offset Address: 16'h18			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: clock enable • 0: clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_dc8200_clk_pix0**Table 5-12 clk_u0_dc8200_clk_pix0 Register Description**

Offset Address: 16'h1c			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'h0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_dc8200_pix0 • clk_hdmitx0_pixelclk
[0:23]	Reserved	0	Reserved

clk_u0_dc8200_clk_pix1**Table 5-13 clk_u0_dc8200_clk_pix1 Register Description**

Offset Address: 16'h20			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'h0	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_dc8200_pix0 • clk_hdmitx0_pixelclk

Table 5-13 clk_u0_dc8200_clk_pix1 Register Description (continued)

Offset Address: 16'h20			
Access: RW			
Bit	Name	Default	Description
[0:23]	Reserved	0	Reserved

clk_dom_vout_top_lcd_clk**Table 5-14 clk_dom_vout_top_lcd_clk Register Description**

Offset Address: 16'h24			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6'h0	Clock multiplexing selector: <ul style="list-style-type: none"> • u0_dc8200.clk_pix0_out • u0_dc8200.clk_pix1_out
[0:23]	Reserved	0	Reserved

clk_u0_cdns_dsiTx_clk_apb**Table 5-15 clk_u0_cdns_dsiTx_clk_apb Register Description**

Offset Address: 16'h28			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdns_dsiTx_clk_sys**Table 5-16 clk_u0_cdns_dsiTx_clk_sys Register Description**

Offset Address: 16'h2c			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_cdns_dsiTx_clk_dpi**Table 5-17 clk_u0_cdns_dsiTx_clk_dpi Register Description**

Offset Address: 16"30			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	clk_mux_sel	6"00	Clock multiplexing selector: <ul style="list-style-type: none"> • clk_dc8200_pix0 • clk_hdmitx0_pixelclk
[0:23]	Reserved	0	Reserved

clk_u0_cdns_dsiTx_clk_txesc**Table 5-18 clk_u0_cdns_dsiTx_clk_txesc Register Description**

Offset Address: 16'h34			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_mipitx_dphy_clk_txesc**Table 5-19 clk_u0_cdns_dsiTx_clk_txesc Register Description**

Offset Address: 16'h38			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_hdmi_tx_clk_mclk**Table 5-20 clk_u0_hdmi_tx_clk_mclk Register Description**

Offset Address: 16'h3c			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_hdmi_tx_clk_bclk**Table 5-21 clk_u0_hdmi_tx_clk_bclk Register Description**

Offset Address: 16'h40			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

clk_u0_hdmi_tx_clk_sys**Table 5-22 clk_u0_hdmi_tx_clk_sys Register Description**

Offset Address: 16'h44			
Access: RW			
Bit	Name	Default	Description
[31]	clk_icg	0	<ul style="list-style-type: none"> • 1: Clock enable • 0: Clock disable
[30]	Reserved	0	Reserved
[24:29]	Reserved	0	Reserved
[0:23]	Reserved	0	Reserved

Software_RESET_assert0_addr_assert_sel**Table 5-23 Software_RESET_assert0_addr_assert_sel Register Description**

Offset Address: 16'h38			
Access: RW			
Bit	Name	Default	Description
[0]	rstn_u0_dc8200_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_dc8200_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_dc8200_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_cdns_dsiTx_rstn_dpi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_cdns_dsiTx_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_cdns_dsiTx_rstn_rxesc	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[6]	rstn_u0_cdns_dsiTx_rstn_sys	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_cdns_dsiTx_rstn_txbytehs	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 5-23 Software_RESET_assert0_addr_assert_sel Register Description (continued)

Offset Address: 16'h38			
Access: RW			
Bit	Name	Default	Description
[8]	rstn_u0_cdns_dsiTx_rstn_txesc	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_hdmi_tx_rstn_hdmi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_mipitx_dphy_rstn_sys	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_mipitx_dphy_rstn_txbytehs	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31:12]	Reserved	0	Reserved

VOUTCRG_RESET_STATUS**Table 5-24 VOUTCRG_RESET_STATUS Register Description**

Offset Address: 16'h4c			
Access: RW			
Bit	Name	Default	Description
[0]	rstn_u0_dc8200_rstn_axi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[1]	rstn_u0_dc8200_rstn_ahb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[2]	rstn_u0_dc8200_rstn_core	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[3]	rstn_u0_cdns_dsiTx_rstn_dpi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[4]	rstn_u0_cdns_dsiTx_rstn_apb	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[5]	rstn_u0_cdns_dsiTx_rstn_rxesc	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset

Table 5-24 VOUTCRG_RESET_STATUS Register Description (continued)

Offset Address: 16'h4c			
Access: RW			
Bit	Name	Default	Description
[6]	rstn_u0_cdns_dsiTx_rstn_sys	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[7]	rstn_u0_cdns_dsiTx_rstn_txbytehs	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[8]	rstn_u0_cdns_dsiTx_rstn_txesc	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[9]	rstn_u0_hdmi_tx_rstn_hdmi	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[10]	rstn_u0_mipitx_dphy_rstn_sys	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[11]	rstn_u0_mipitx_dphy_rstn_txbytehs	1	<ul style="list-style-type: none"> • 1: Assert reset • 0: De-assert reset
[31:12]	Reserved	0	Reserved

5.6.2. DOM VOUT SYSCON

The Control Registers of **dom_vout_syscon** are described in the following tables.

DOM_VOUT_SYSCONSAIF__SYSCFG_0

Table 5-25 DOM_VOUT_SYSCONSAIF__SYSCFG_0 Register Description

Offset Address: 0x0				
Default: 0x0				
Bit	Name	Access	Default	Description
[7:0]	u0_cdns_dsiTx_SCFG_sram_config	WR	0x0	SRAM configuration: <ul style="list-style-type: none"> • [0]: SD, shut down enable, high active. • [1]: SLP, sleep enable, high active.
[23:8]	u0_cdns_dsiTx_dsi_test_generic_ctrl	RO	0x0	
[31:24]	Reserved	None	0x0	Reserved

DOM_VOUT_SYSCONSAIF__SYSCFG_4**Table 5-26 DOM_VOUT_SYSCONSAIF__SYSCFG_4 Register Description**

Offset Address: 0x4				
Default: 0x80000				
Bit	Name	Access	Default	Description
[15:0]	u0_cdns_dsiTx_dsi_test_-generic_status	WR	0x0	
[16]	u0_dc8200_CACTIVE	RO	0x0	
[17]	u0_dc8200_CSYSACK	RO	0x0	
[18]	u0_dc8200_CSYSREQ	WR	0x0	
[19]	u0_dc8200_disableRamClock-Gating	WR	0x1	
[20]	u0_display_panel_mux_panel_sel	WR	0x0	DC8200 panel: <ul style="list-style-type: none">• 0 - Panel 0• 1 - Panel 1
[23:21]	u0_dsiTx_data_mapping_dp_mode	WR	0x0	DP color mode: <ul style="list-style-type: none">• 0 - YUV420 CFG1• 1 - YUV420 CFG3• 2 - YUV422 CFG1 (Reserved)• 3 - RGB888• 4 - RGB101010/RGB666• 5 - RGB565
[24]	u0_dsiTx_data_mapping_dp_dp_sel	WR	0x0	DC8200 DP/DPI interface for dsiTx: <ul style="list-style-type: none">• 0 - DPI• 1 - DP
[25]	u0_hdmi_data_mapping_dp_bit_depth	WR	0x0	DP bit depth: <ul style="list-style-type: none">• 0 - 8 bit• 1 - 10 bit
[27:26]	u0_hdmi_data_mapping_dp_yuv_mode	WR	0x0	DP YUV mode: <ul style="list-style-type: none">• 0 - YUV420• 1 - YUV422• 2 - YUV444• 3 - RGB
[29:28]	u0_hdmi_data_mapping_dp_bit_depth	WR	0x0	DPI bit depth:

Table 5-26 DOM_VOUT_SYSCONSAIF__SYSCFG_4 Register Description (continued)

Offset Address: 0x4				
Default: 0x80000				
Bit	Name	Access	Default	Description
				<ul style="list-style-type: none"> • 0 - 8 bit • 1 - 10 bit • 2 - 6 bit CFG1 in DC8200 • 3 - RGB565 CFG1 in DC8200
[30]	u0_hdmi_data_mapping_dp_dp_sel	WR	0x0	DC8200 DP/DPI interface: <ul style="list-style-type: none"> • 0 - DPI • 1 - DP
[31]	Reserved	None	0x0	Reserved

DOM_VOUT_SYSCONSAIF__SYSCFG_8**Table 5-27 DOM_VOUT_SYSCONSAIF__SYSCFG_8 Register Description**

Offset Address: 0x8				
Default: 0x0				
Bit	Name	Access	Default	Description
[1:0]	u0_lcd_data_mapping_dp_rg-b_fmt	WR	0x0	RGB format in DP data: <ul style="list-style-type: none"> • 0 - RGB888 • 1 - RGB666 • 2 - RGB565
[2]	u0_lcd_data_mapping_dpi_dp_sel	WR	0x0	DPI or DP: <ul style="list-style-type: none"> • 0 - DPI • 1 - DP
[3]	u1_display_panel_mux_panel_sel	WR	0x0	DC8200 panel: <ul style="list-style-type: none"> • 0 - Panel 0 • 1 - Panel 1
[4]	u2_display_panel_mux_panel_sel	WR	0x0	DC8200 panel: <ul style="list-style-type: none"> • 0 - Panel 0 • 1 - Panel 1
[31:5]	Reserved	None	0x0	Reserved

DOM_VOUT_SYSCONSAIF__SYSCFG_12**Table 5-28 DOM_VOUT_SYSCONSAIF__SYSCFG_12 Register Description**

Offset Address: 0xc				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	vout_test_reg0	WR	0x0	

DOM_VOUT_SYSCONSAIF__SYSCFG_16**Table 5-29 DOM_VOUT_SYSCONSAIF__SYSCFG_16 Register Description**

Offset Address: 0x10				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	vout_test_reg1	WR	0x0	

DOM_VOUT_SYSCONSAIF__SYSCFG_20**Table 5-30 DOM_VOUT_SYSCONSAIF__SYSCFG_20 Register Description**

Offset Address: 0x14				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	vout_test_reg2	WR	0x0	

DOM_VOUT_SYSCONSAIF__SYSCFG_24**Table 5-31 DOM_VOUT_SYSCONSAIF__SYSCFG_24 Register Description**

Offset Address: 0x18				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	vout_test_reg3	WR	0x0	

5.6.3. MIPI TX APBIF

The Control Registers of **mipitx_apbif** are described in the following tables.

MIPI TX APBIF SAIF__SYSCFG_0**Table 5-32 MIPI TX APBIF SAIF__SYSCFG_0 Register Description**

Offset Address: 0x0				
Default: 0x111a021				
Bit	Name	Access	Default	Description
[0]	u0_mipitx_dphy_AON_POWER_READY_N	WR	0x1	

Table 5-32 MIPITX_APBIFSAIF__SYSCFG_0 Register Description (continued)

Offset Address: 0x0				
Default: 0x111a021				
Bit	Name	Access	Default	Description
[5:1]	u0_mipitx_dphy_CFG_CKLANE_SET	WR	0x10	
[6]	u0_mipitx_dphy_CFG_DATABUS16_SEL	WR	0x0	
[11:7]	u0_mipitx_dphy_CFG_DPDN_SWAP	WR	0x0	
[14:12]	u0_mipitx_dphy_CFG_L0_SWAP_SEL	WR	0x2	
[17:15]	u0_mipitx_dphy_CFG_L1_SWAP_SEL	WR	0x3	
[20:18]	u0_mipitx_dphy_CFG_L2_SWAP_SEL	WR	0x4	
[23:21]	u0_mipitx_dphy_CFG_L3_SWAP_SEL	WR	0x0	
[26:24]	u0_mipitx_dphy_CFG_L4_SWAP_SEL	WR	0x1	
[31:27]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_4**Table 5-33 MIPITX_APBIFSAIF__SYSCFG_4 Register Description**

Offset Address: 0x4				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_MPOSV_31_0	RO	0x0	

MIPITX_APBIFSAIF__SYSCFG_8**Table 5-34 MIPITX_APBIFSAIF__SYSCFG_8 Register Description**

Offset Address: 0x8				
Default: 0x10800000				
Bit	Name	Access	Default	Description
[14:0]	u0_mipitx_dphy_MPOSV_46_32	RO	0x0	
[15]	u0_mipitx_dphy_RGS_CDTX_PLL_FM_CPLT	RO	0x0	
[16]	u0_mipitx_dphy_RGS_CDTX_PLL_FM_OVER	RO	0x0	
[17]	u0_mipitx_dphy_RGS_CDTX_PLL_FM_UNDER	RO	0x0	
[18]	u0_mipitx_dphy_RGS_CDTX_PLL_UNLOCK	RO	0x0	
[23:19]	u0_mipitx_dphy_RG_CDTX_LON_HSTX_RES	WR	0x10	
[28:24]	u0_mipitx_dphy_RG_CDTX_LOP_HSTX_RES	WR	0x10	
[31:29]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_12**Table 5-35 MIPITX_APBIFSAIF__SYSCFG_12 Register Description**

Offset Address: 0xc				
Default: 0x21084210				
Bit	Name	Access	Default	Description
[4:0]	u0_mipitx_dphy_RG_CDTX_L1N_HSTX_RES	WR	0x10	
[9:5]	u0_mipitx_dphy_RG_CDTX_L1P_HSTX_RES	WR	0x10	
[14:10]	u0_mipitx_dphy_RG_CDTX_L2N_HSTX_RES	WR	0x10	
[19:15]	u0_mipitx_dphy_RG_CDTX_L2P_HSTX_RES	WR	0x10	
[24:20]	u0_mipitx_dphy_RG_CDTX_L3N_HSTX_RES	WR	0x10	
[29:25]	u0_mipitx_dphy_RG_CDTX_L3P_HSTX_RES	WR	0x10	
[30:31]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_16**Table 5-36 MIPITX_APBIFSAIF__SYSCFG_16 Register Description**

Offset Address: 0x10				
Default: 0x210				
Bit	Name	Access	Default	Description
[4:0]	u0_mipitx_dphy_RG_CDTX_L4N_HSTX_RES	WR	0x10	
[9:5]	u0_mipitx_dphy_RG_CDTX_L4P_HSTX_RES	WR	0x10	
[10:31]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_20**Table 5-37 MIPITX_APBIFSAIF__SYSCFG_20 Register Description**

Offset Address: 0x14				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:23]	u0_mipitx_dphy_RG_CDTX_PLL_FBK_FRA	WR	0x0	
[31:24]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_24**Table 5-38 MIPITX_APBIFSAIF__SYSCFG_24 Register Description**

Offset Address: 0x18				
Default: 0x864				
Bit	Name	Access	Default	Description
[8:0]	u0_mipitx_dphy_RG_CDTX_PLL_FBK_INT	WR	0x64	
[9]	u0_mipitx_dphy_RG_CDTX_PLL_FM_EN	WR	0x0	

Table 5-38 MIPITX_APBIFSAIF__SYSCFG_24 Register Description (continued)

Offset Address: 0x18				
Default: 0x864				
Bit	Name	Access	Default	Description
[10]	u0_mipitx_dphy_RG_CDTX_PLL_LDO_STB_X2_EN	WR	0x0	
[12:11]	u0_mipitx_dphy_RG_CDTX_PLL_PRE_DIV	WR	0x1	
[30:13]	u0_mipitx_dphy_RG_CDTX_PLL_SSC_DELTA	WR	0x0	
[31]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_28**Table 5-39 MIPITX_APBIFSAIF__SYSCFG_28 Register Description**

Offset Address: 0x1c				
Default: 0x0				
Bit	Name	Access	Default	Description
[17:0]	u0_mipitx_dphy_RG_CDTX_PLL_SSC_DELTA_INIT	WR	0x0	
[18]	u0_mipitx_dphy_RG_CDTX_PLL_SSC_EN	WR	0x0	
[28:19]	u0_mipitx_dphy_RG_CDTX_PLL_SSC_PRD	WR	0x0	
[31:29]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_32**Table 5-40 MIPITX_APBIFSAIF__SYSCFG_32 Register Description**

Offset Address: 0x20				
Default: 0x530b0000				
Bit	Name	Access	Default	Description
[7:0]	u0_mipitx_dphy_RG_CLANE_HS_CLK_POST_TIME	WR	0x0	
[15:8]	u0_mipitx_dphy_RG_CLANE_HS_CLK_PRE_TIME	WR	0x0	
[23:16]	u0_mipitx_dphy_RG_CLANE_HS_PRE_TIME	WR	0xb	
[31:24]	u0_mipitx_dphy_RG_CLANE_HS_TRAIL_TIME	WR	0x53	

MIPITX_APBIFSAIF__SYSCFG_36**Table 5-41 MIPITX_APBIFSAIF__SYSCFG_36 Register Description**

Offset Address: 0x24				
Default: 0x21160e16				
Bit	Name	Access	Default	Description
[7:0]	u0_mipitx_dphy_RG_CLANE_HS_ZERO_TIME	WR	0x16	
[15:8]	u0_mipitx_dphy_RG_DLANE_HS_PRE_TIME	WR	0xe	
[23:16]	u0_mipitx_dphy_RG_DLANE_HS_TRAIL_TIME	WR	0x16	

Table 5-41 MIPITX_APBIFSAIF__SYSCFG_36 Register Description (continued)

Offset Address: 0x24				
Default: 0x21160e16				
Bit	Name	Access	Default	Description
[31:24]	u0_mipitx_dphy_RG_DLANE_HS_ZERO_TIME	WR	0x21	

MIPITX_APBIFSAIF__SYSCFG_40**Table 5-42 MIPITX_APBIFSAIF__SYSCFG_40 Register Description**

Offset Address: 0x28				
Default: 0x0				
Bit	Name	Access	Default	Description
[2:0]	u0_mipitx_dphy_RG_EXTD_CYCLE_SEL	WR	0x0	
[31:3]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_44**Table 5-43 MIPITX_APBIFSAIF__SYSCFG_44 Register Description**

Offset Address: 0x2c				
Default: 0x0				
Bit	Name	Access	Default	Description
31:0]	u0_mipitx_dphy_SCFG_c_hs_pre_zero_time	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_48**Table 5-44 MIPITX_APBIFSAIF__SYSCFG_48 Register Description**

Offset Address: 0x30				
Default: 0x0				
Bit	Name	Access	Default	Description
[0]	u0_mipitx_dphy_SCFG_dphy_src_sel	WR	0x0	
[1:2]	u0_mipitx_dphy_SCFG_dsi_txready_esc_sel	WR	0x0	
[4:3]	u0_mipitx_dphy_SCFG_ppi_c_ready_sel	WR	0x0	
[9:5]	u0_mipitx_dphy_VCONTROL	WR	0x0	
[10:31]	Reserved	None	0x0	Reserved

MIPITX_APBIFSAIF__SYSCFG_52**Table 5-45 MIPITX_APBIFSAIF__SYSCFG_52 Register Description**

Offset Address: 0x34				
Default: 0x87654321				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW00	WR	0x87654321	

MIPITX_APBIFSAIF__SYSCFG_56**Table 5-46 MIPITX_APBIFSAIF__SYSCFG_56 Register Description**

Offset Address: 0x38				
Default: 0xfedcba9				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW01	WR	0xfedcba9	

MIPITX_APBIFSAIF__SYSCFG_60**Table 5-47 MIPITX_APBIFSAIF__SYSCFG_60 Register Description**

Offset Address: 0x3c				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW02	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_64**Table 5-48 MIPITX_APBIFSAIF__SYSCFG_64 Register Description**

Offset Address: 0x40				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW03	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_68**Table 5-49 MIPITX_APBIFSAIF__SYSCFG_68 Register Description**

Offset Address: 0x44				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW04	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_72**Table 5-50 MIPITX_APBIFSAIF__SYSCFG_72 Register Description**

Offset Address: 0x48				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW05	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_76**Table 5-51 MIPITX_APBIFSAIF__SYSCFG_76 Register Description**

Offset Address: 0x4c				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW06	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_80**Table 5-52 MIPITX_APBIFSAIF__SYSCFG_80 Register Description**

Offset Address: 0x50				
Default: 0x21084210				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW07	WR	0x21084210	

MIPITX_APBIFSAIF__SYSCFG_84**Table 5-53 MIPITX_APBIFSAIF__SYSCFG_84 Register Description**

Offset Address: 0x54				
Default: 0x84210				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW08	WR	0x84210	

MIPITX_APBIFSAIF__SYSCFG_88**Table 5-54 MIPITX_APBIFSAIF__SYSCFG_88 Register Description**

Offset Address: 0x58				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW09	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_92**Table 5-55 MIPITX_APBIFSAIF__SYSCFG_92 Register Description**

Offset Address: 0x5c				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW0A	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_96**Table 5-56 MIPITX_APBIFSAIF__SYSCFG_96 Register Description**

Offset Address: 0x60				
Default: 0x0				
Bit	Name	Access	Default	Description
[0:31]	u0_mipitx_dphy_XCFG1_DW0B	WR	0x0	

MIPITX_APBIFSAIF__SYSCFG_100**Table 5-57 MIPITX_APBIFSAIF__SYSCFG_100 Register Description**

Offset Address: 0x64				
Default: 0x0				
Bit	Name	Access	Default	Description
[7:0]	u0_mipitx_dphy_dbg1_mux_dout	RO	0x0	
[12:8]	u0_mipitx_dphy_dbg1_mux_sel	WR	0x0	
[20:13]	u0_mipitx_dphy_dbg2_mux_dout	RO	0x0	
[25:21]	u0_mipitx_dphy_dbg2_mux_sel	WR	0x0	
[28:26]	u0_mipitx_dphy_refclk_in_sel	WR	0x0	
[29]	u0_mipitx_dphy_resetb	WR	0x0	
[30:31]	Reserved	None	0x0	Reserved

5.7. More Information

DC8200

If you still need more information on the DC8200 of JH7110, contact StarFive and request the following documentation.

- DC8200 control register list reference: *DC8200 Dual Display Controller DPU IP Exposed Accessible Registers (STF Edition)*
- DC8200 control register feature reference: *DC8200 Dual Display Controller IP Hardware Features (STF Edition)*

cdns_dsiTx

If you still need more information on the cdns_dsiTx of JH7110, contact StarFive and request the following documentation.

- *MIPI DSI v1.3.1 Host Controller User Guide*

HDMI

If you still need more information on the HDMI of JH7110, contact StarFive and request the following documentation.

- *INNO HDMI2.0 TRANSMITTER For TSMC28HPC+ Datasheet*

MIPITX DPHY

If you still need more information on the MIPITX DPHY of JH7110, contact StarFive and request the following documentation.

- *M31DPHYTX512TL028D MIPI D-PHY Transmitter of TSMC 28nm Logic 0.9/1.8V High Performance Compact Plus Process*



StarFive

Index

B

Block Diagram
28

C

Clock
58
 Clock Specification
 61
 Clock Structure
 59
 PLL
 60

F

Full Mux
90

G

GPIO
84
 Function 2
 97
 Function 3
 99
 GPIO Function
 84

M

Mechanical
Packaging
 Pin list
 70
 Pin map
 69
multiplexing
84

P

Power Supply
Power Group
478
Power-Up Sequence
476
Standby and Wakeup
477

R

Reset
58
 Reset Process
 58
 Reset Sequence
 58
 Reset Source
 58