```
1
     -- Company:
 3
    -- Engineer:
 4
 5
    -- Create Date:
                       11:09:44 11/01/2018
    -- Design Name:
 7
    -- Module Name:
                       FourByFour - Behavioral
 8
    -- Project Name:
    -- Target Devices:
 9
    -- Tool versions:
10
     -- Description:
11
12
1.3
    -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
1.8
19
20
     library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
     -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
     --use UNISIM.VComponents.all;
31
     entity FourByFour is
32
33
        Port ( X : in std logic vector(3 downto 0);
34
               S : in std logic vector(1 downto 0);
35
               Clock, W : in std logic;
36
               Z : out std logic vector(3 downto 0)
37
       );
38
    end FourByFour;
39
40
     architecture Behavioral of FourByFour is
41
42
43 COMPONENT twotofour
44
       PORT (
45
           A : IN std logic vector(1 downto 0);
46
           En : IN std logic;
47
           Y: OUT std logic vector(3 downto 0)
48
49
       END COMPONENT;
50
    COMPONENT FourRegister
51
52
       PORT (
           D : IN std logic vector(3 downto 0);
53
           CLK : IN std logic;
54
           Q : OUT std logic vector(3 downto 0)
55
56
           );
57
       END COMPONENT;
```

```
58
 59
      COMPONENT MUXfourtoone
 60
         PORT (
             S : IN std logic vector(1 downto 0);
 61
             A : IN std logic vector(3 downto 0);
 62
 63
             B: IN std logic vector(3 downto 0);
             C : IN std logic vector(3 downto 0);
 64
 65
             D: IN std logic vector(3 downto 0);
             Y : OUT std logic vector(3 downto 0)
 66
 67
             );
         END COMPONENT;
 68
 69
 70
      signal ClkEn : std logic;
 71
      signal ClkSig: std logic vector(3 downto 0);
 72
      signal SwitchSig: std logic vector(1 downto 0);
 73
      signal Bank3,Bank2,Bank1,Bank0,Zsig,Xsig : std logic vector(3 downto 0);
 74
 75
 76
      begin
 77
      Inst twotofour: twotofour PORT MAP (
 78
         A => SwitchSig(1 downto 0),
 79
         En => ClkEn ,
 80
         Y => ClkSig(3 downto 0)
 81
 82
      Inst FourRegister0: FourRegister PORT MAP(
 83
 84
         D => Xsig(3 downto 0),
 85
         CLK => ClkSiq(0),
 86
         Q => Bank0(3 downto 0)
 87
      );
 88
 89
      Inst FourRegister1: FourRegister PORT MAP(
 90
         D \Rightarrow Xsig(3 downto 0),
 91
         CLK => ClkSig(1),
 92
          Q => Bank1(3 downto 0)
 93
      );
 94
 95
      Inst FourRegister2: FourRegister PORT MAP(
 96
         D \Rightarrow Xsig(3 downto 0),
 97
         CLK => ClkSig(2),
 98
          Q \Rightarrow Bank2(3 downto 0)
 99
      );
100
101
      Inst FourRegister3: FourRegister PORT MAP(
102
         D => Xsig(3 downto 0),
103
         CLK => ClkSig(3),
104
          Q => Bank3(3 downto 0)
105
106
107
      Inst MUXfourtoone: MUXfourtoone PORT MAP (
108
         S => SwitchSig(1 downto 0),
109
         A \Rightarrow Bank0(3 downto 0),
110
         B \Rightarrow Bank1(3 downto 0),
         C \Rightarrow Bank2(3 downto 0),
111
         D \Rightarrow Bank3(3 downto 0),
112
113
         Y => Zsig
114
    );
```

Thu Nov 01 14:18:39 2018

FourByFour.vhd