```
1
 2
     -- Company:
 3
    -- Engineer:
 4
 5
    -- Create Date:
                        14:02:43 11/08/2018
    -- Design Name:
 7
    -- Module Name:
                        SegmentOddCounter - Behavioral
 8
    -- Project Name:
    -- Target Devices:
 9
    -- Tool versions:
10
     -- Description:
11
12
13
    -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
18
19
20
     library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
     -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
     -- Uncomment the following library declaration if instantiating
28
     -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
     --use UNISIM.VComponents.all;
31
32
     entity SegmentOddCounter is
33
        Port ( clk, UD, reset : in STD LOGIC;
34
               Y: out std logic vector (6 downto 0)
35
36
        );
37
    end SegmentOddCounter;
38
39
    architecture Behavioral of SegmentOddCounter is
    COMPONENT SelfStartSeq
40
        PORT (
41
42
          UD : IN std logic;
          clk : IN std logic;
43
           reset : IN std logic;
44
45
           Q : OUT std logic vector(3 downto 0)
46
           );
47
       END COMPONENT;
48
    COMPONENT SevenSegmentA
49
50
       PORT (
           I0 : IN std logic;
51
52
           I1 : IN std logic;
          I2 : IN std logic;
53
          I3 : IN std logic;
54
          SegAout : OUT std logic;
55
56
           SegBout : OUT std logic;
57
           SegCout : OUT std logic;
```

99

```
SegDout : OUT std logic;
58
59
            SegEout : OUT std logic;
60
            SegFout : OUT std logic;
            SegGout : OUT std logic
61
62
            );
         END COMPONENT;
63
64
65
     signal clkSig, UDsig, resetSig : STD LOGIC;
     signal Qsig : std logic vector (3 downto 0);
66
67
     signal Ysig : std logic vector (6 downto 0);
68
69
     begin
70
71
     Inst SelfStartSeq: SelfStartSeq PORT MAP(
72
            UD => UDsiq,
73
            clk => clkSig,
74
            reset => resetSig,
75
            Q => Qsig(3 downto 0)
76
         );
77
78
     Inst SevenSegmentA: SevenSegmentA PORT MAP(
79
            SegAout => Ysig(0),
80
            SegBout => Ysig(1),
81
            SegCout => Ysig(2),
            SegDout => Ysig(3),
82
            SegEout => Ysig(4),
83
84
            SegFout => Ysig(5),
85
            SegGout => Ysig(6),
86
            I0 \Rightarrow Qsig(0),
87
            I1 \Rightarrow Qsig(1),
88
            I2 \Rightarrow Qsig(2),
89
            I3 \Rightarrow Qsig(3)
90
         );
91
92
         clkSig <= clk;</pre>
93
        resetSig <= reset;</pre>
94
         UDsig <= UD;</pre>
95
        Y <= Ysig;
96
97
     end Behavioral;
98
```