```
1
     -- Company:
 3
    -- Engineer:
 4
 5
    -- Create Date:
                       10:31:44 11/01/2018
    -- Design Name:
 7
    -- Module Name:
                      FourRegister - Behavioral
    -- Project Name:
 8
   -- Target Devices:
 9
    -- Tool versions:
10
     -- Description:
11
12
13
    -- Dependencies:
14
15
     -- Revision:
    -- Revision 0.01 - File Created
16
17
    -- Additional Comments:
18
19
20
     library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
    -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
     --use UNISIM.VComponents.all;
31
     entity FourRegister is
32
33
       Port( D : in STD LOGIC VECTOR(3 DOWNTO 0);
34
              CLK : in STD LOGIC;
35
              Q : out STD LOGIC VECTOR(3 DOWNTO 0));
36
    end FourRegister;
37
38
    architecture Behavioral of FourRegister is
39
40
    begin
41
       process (CLK)
42
    begin
43
       if (CLK'event and (CLK = '1')) then
44
          Q \ll D;
45
          end if;
46
     end process;
47
48
49
    end Behavioral;
50
51
```