```
1
     -- Company:
 3
    -- Engineer:
 4
 5
    -- Create Date: 14:40:37 10/25/2018
    -- Design Name:
 7
    -- Module Name:
                      MUXfourtoone - Behavioral
    -- Project Name:
 8
   -- Target Devices:
 9
    -- Tool versions:
10
    -- Description:
11
12
13
    -- Dependencies:
14
15
     -- Revision:
    -- Revision 0.01 - File Created
16
    -- Additional Comments:
17
18
19
20
    library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
    -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
    --use UNISIM.VComponents.all;
31
32
     entity MUXfourtoone is
33
         Port (S: in STD LOGIC VECTOR(1 DOWNTO 0);
34
35
                A,B,C,D: in STD LOGIC VECTOR(3 DOWNTO 0);
36
                Y : out STD LOGIC VECTOR(3 DOWNTO 0));
37
38
    end MUXfourtoone;
39
     architecture Behavioral of MUXfourtoone is
40
41
    begin
42
43
        with S select
44
45
           Y <= A when "00",
                B when "01",
46
                 C when "10",
47
48
                 D when "11",
49
                 "XXXX" when others;
50
51
    end Behavioral;
52
53
```