```
1
 2
     -- Company:
    -- Engineer:
 3
 4
 5
                       14:11:32 10/25/2018
    -- Create Date:
 6
    -- Design Name:
 7
    -- Module Name:
                      TestFuncfourtosixteen - Behavioral
 8
    -- Project Name:
    -- Target Devices:
 9
    -- Tool versions:
10
     -- Description:
11
12
13
    -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
     library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
     -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
     --use UNISIM.VComponents.all;
31
     entity TestFuncfourtosixteen is
32
33
        Port (F0: out STD LOGIC;
34
                F1 : out STD LOGIC;
35
                F2 : out STD LOGIC;
36
                F3 : out STD LOGIC;
                F4 : out STD LOGIC;
37
38
                F5 : out STD LOGIC;
39
                F6 : out STD LOGIC;
               F7 : out STD LOGIC;
40
41
                A : in STD LOGIC;
42
               B : in STD LOGIC;
43
                C : in STD LOGIC;
                D, En : in STD LOGIC);
44
45
    end TestFuncfourtosixteen;
46
47
   architecture Behavioral of TestFuncfourtosixteen is
48
    COMPONENT fourtosixteen
       PORT (
49
50
          A : IN std logic;
          B : IN std logic;
51
52
          C : IN std logic;
53
          D : IN std logic;
          En : IN std logic;
54
          Y0 : OUT std logic;
55
          Y1 : OUT std logic;
56
57
          Y2 : OUT std logic;
```

```
Y3 : OUT std logic;
 58
 59
             Y4 : OUT std logic;
 60
             Y5 : OUT std logic;
             Y6 : OUT std logic;
 61
 62
             Y7 : OUT std logic;
             Y8 : OUT std logic;
 63
             Y9 : OUT std logic;
 64
 65
             Y10 : OUT std logic;
             Y11 : OUT std logic;
 66
             Y12 : OUT std logic;
 67
             Y13 : OUT std logic;
 68
 69
             Y14 : OUT std logic;
 70
             Y15 : OUT std logic
 71
             );
 72
          END COMPONENT;
 73
          signal out0: std logic vector(15 downto 0);
 74
 75
      begin
 76
       Inst fourtosixteen: fourtosixteen PORT MAP(
 77
             Y0 \Rightarrow out0(0),
             Y1 \Rightarrow out0(1),
 78
 79
             Y2 \Rightarrow out0(2),
 80
             Y3 \Rightarrow out0(3),
             Y4 \Rightarrow out0(4),
 81
 82
             Y5 \Rightarrow out0(5),
             Y6 \Rightarrow out0(6),
 83
 84
             Y7 => out0(7),
 85
             Y8 = > out0(8),
 86
             Y9 => out0(9),
 87
             Y10 => out0(10),
             Y11 => out0(11),
 88
             Y12 => out0(12),
 89
 90
             Y13 => out0(13),
 91
             Y14 => out0(14),
 92
             Y15 => out0(15),
             A => A
 93
 94
             B \Rightarrow B
 95
             C => C
 96
             D \Rightarrow D_{\prime}
 97
             En => En
 98
          );
 99
100
      F0 \le (out0(0) or out0(14) or out0(15));
      F1 <= (out0(1) or out0(13) or out0(15));
101
102
      F2 \le (out0(2) or out0(12) or out0(15));
103
      F3 \le (out0(3) or out0(11) or out0(15));
104
      F4 \le (out0(4) or out0(10) or out0(15));
105
      F5 \le (out0(5) or out0(9) or out0(15));
106
      F6 \le (out0(6) or out0(8) or out0(15));
107
      F7 \le (out0(7) or out0(15));
108
109
110
      end Behavioral;
111
112
```