```
1
 2
     -- Company:
 3
     -- Engineer:
 4
 5
                       13:22:06 10/25/2018
     -- Create Date:
     -- Design Name:
 7
    -- Module Name:
                        SevenSegmentA - Behavioral
 8
    -- Project Name:
 9
    -- Target Devices:
    -- Tool versions:
10
11
     -- Description:
12
1.3
     -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
18
19
20
     library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
     -- Uncomment the following library declaration if using
     -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
     -- Uncomment the following library declaration if instantiating
28
     -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
     --use UNISIM.VComponents.all;
31
32
     entity SevenSegmentA is
         Port ( SegAout : out STD LOGIC;
33
34
                SegBout : out STD_LOGIC;
35
                SegCout : out STD LOGIC;
36
                SegDout : out STD LOGIC;
                SegEout : out STD LOGIC;
37
38
                SegFout : out STD LOGIC;
                SegGout : out STD LOGIC;
39
                I0 : in STD LOGIC;
40
41
                I1 : in STD LOGIC;
42
                12 : in STD LOGIC;
43
                13 : in STD LOGIC);
44
     end SevenSegmentA;
45
46
     architecture Behavioral of SevenSegmentA is
47
48
     SegAout <= (((not I3) and I2 and (not I1) and (not I0)) or ((not I3) and (not I2) and
49
     (not I1) and I0) or (I3 and I2 and (not I1) and I0) or (I3 and (not I2) and I1 and I0
     ));
50
     SegBout \leq (((not I3) and I2 and (not I1) and I0) or (I2 and I1 and (not I0)) or (I3
     and I2 and (not I0)) or (I3 and I1 and I0));
     SegCout <= (((not I3) and (not I2) and I1 and (not I0)) or (I3 and I2 and (not I0)) or
51
     (I3 and I2 and (not I0)) or (I3 and I2 and I1));
52
     SegDout \leq ((I2 and I1 and I0) or ((not I2) and (not I1) and I0) or ((not I3) and I2
     and (not I1) and (not I0)) or (I3 and (not I2) and I1 and (not I0)));
```

Thu Oct 25 15:00:29 2018