```
1
     -- Company:
 3
    -- Engineer:
 4
 5
    -- Create Date: 10:55:52 11/01/2018
    -- Design Name:
 7
                       twotofour - Behavioral
    -- Module Name:
 8
    -- Project Name:
   -- Target Devices:
 9
    -- Tool versions:
10
     -- Description:
11
12
1.3
    -- Dependencies:
14
15
     -- Revision:
    -- Revision 0.01 - File Created
16
17
    -- Additional Comments:
18
19
20
    library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
21
22
23
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
24
25
     --use IEEE.NUMERIC STD.ALL;
26
27
    -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
29
     --library UNISIM;
30
    --use UNISIM.VComponents.all;
31
     entity twotofour is
32
33
           Port ( A : in STD LOGIC VECTOR(1 DOWNTO 0);
34
                  En : in STD LOGIC;
35
                  Y : out STD LOGIC VECTOR(3 DOWNTO 0));
36
    end twotofour;
37
38
   architecture Behavioral of twotofour is
39 begin
40
    process (A, En)
41
    begin
       Y <= "0000";
42
43
       if (En = '1') then
          case A is
44
             when "00" \Rightarrow Y \Leftarrow "0001";
45
             when "01" => Y <= "0010";
46
             when "10" => Y <= "0100";
47
             when "11" => Y <= "1000";
48
49
              when others => Y <= "0000";
50
          end case;
51
       end if;
52
   end process;
53
    end Behavioral;
54
55
```