Skip to content

Commit 378b57d

Browse files
Update README.md
1 parent 88c01c0 commit 378b57d

File tree

1 file changed

+31
-2
lines changed

1 file changed

+31
-2
lines changed

README.md

Lines changed: 31 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,32 @@
1-
# Implementation-of-various-coding-schemes-using-VHDL
2-
This project centers on implementing various error-correction codes using VHDL, aimed at improving data integrity by detecting and correcting errors. Throughout the process, I gained significant expertise in VHDL and applied advanced mathematical techniques, such as matrix multiplication and polynomial division, through VHDL functions.
1+
# Error Correction Codes in VHDL
32

3+
This repository contains the VHDL implementations of various error-correction codes, including Hamming Code, Hadamard Code, and Reed-Solomon Code, developed as part of my project. The project is focused on designing, simulating, and performing hardware implementations of these codes on FPGA boards to improve data integrity and error detection/correction in communication systems.
4+
5+
# Project Overview
6+
Error-correction codes are essential in digital communication to ensure the reliability of data transmitted over noisy channels. This project involves the design and hardware implementation of multiple error-correction schemes using VHDL. Each code provides different levels of error correction and detection, making them suitable for various applications.
7+
8+
The project is divided into the following key tasks:
9+
10+
- **VHDL Implementation**: Development of encoders and decoders for each error-correction code using VHDL.
11+
- **Hardware Implementation**: Synthesis and implementation of these designs on FPGA boards to validate their functionality in practical environments.
12+
13+
# Features
14+
**Hamming Code**
15+
- Encoder: Generates codewords containing n bits, where k are data bits and n-k are parity bits.
16+
- Decoder: Capable of single-bit error correction and two-bit error detection, using a simple parity-based correction mechanism.
17+
- Hardware Tested: Successfully implemented and tested on FPGA boards.
18+
19+
**Hadamard Code**
20+
- Encoder: Produces codewords of n bits, consisting of k message bits and n-k parity bits.
21+
- Decoder: Provides error correction for up to (n−1)/2 bits, leveraging the properties of Hadamard matrices.
22+
- Hardware Tested: Implemented and verified on FPGA hardware.
23+
24+
**Reed-Solomon Code**
25+
- Encoder: Generates n-symbol codewords from k data symbols, with n-k parity symbols for correcting burst errors.
26+
- Decoder: Corrects up to (n−k)/2 symbol errors, making it effective for correcting multiple-bit errors.
27+
- Hardware Tested: Successfully implemented and validated on FPGA boards.
28+
29+
# Tools & Technologies
30+
- VHDL: Used for designing the encoders and decoders.
31+
- Intel Quartus: FPGA design tools for simulation, synthesis, and hardware implementation.
32+
- FPGA Boards: Implementation was tested on FPGA development boards like the DE10-Lite.

0 commit comments

Comments
 (0)