## **APPENDIX : ARM Assembly Instructions**

	Key to Tables		
{cond}	Refer to Table Condition Field (cond)		
<oprnd2></oprnd2>	Refer to Table Oprnd2		
{field}	Refer to Table Field		
S	Sets condition codes (optional)		
В	Byte operation (optional)		
Н	Halfword operation (optional)		
Т	Forces address translation. Cannot be used with pre-indexed addresses		
<a_mode1></a_mode1>	Refer to Table Addressing Mode 1		
<a_mode2></a_mode2>	Refer to Table Addressing Mode 2		
<a_mode3></a_mode3>	Refer to Table Addressing Mode 3		
<a_mode4></a_mode4>	Refer to Table Addressing Mode 4		
<a_mode5></a_mode5>	Refer to Table Addressing Mode 5		
<a_mode6></a_mode6>	Refer to Table <b>Addressing Mode 6</b>		
#32_Bit_Immed	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits		

Operation		Assembler	S updates	Action
Move	Move NOT SPSR to register CPSR to register register to SPSR register to CPSR immediate to SPSR flags immediate to CPSR flags	MOV{cond}{S} Rd, <oprnd2> MVN{cond}{S} Rd, <oprnd2> MKS{cond} Rd, SPSR MRS{cond} Rd, CPSR MSR{cond} SPSR{field}, Rm MSR{cond} CPSR{field}, Rm MSR{cond} SPSR_f, 32_Bit_Immed MSR{cond} CPSR_f, 32_Bit_Immed</oprnd2></oprnd2>	NZV NZV	Rd:= <oprnd2> Rd:= OxFFFFFFF EOR <oprnd2> Rd:= SPSR Rd:= CPSR SPSR:= Rm CPSR:= Rm SPSR:= #32_Bit_Immed CPSR:= #32_Bit_Immed</oprnd2></oprnd2>
ALU	Arithmetic Add with carry Subtract with carry reverse subtract reverse subtract with carry Multiply accumulate unsigned long unsigned accumulate long signed long signed accumulate long Compare negative Logical Test Test equivalence AND EOR ORR Bit Clear	ADD{cond}{S} Rd, Rn, <oprnd2> ADC{cond}{S} Rd, Rn, <oprnd2> SUB{cond}{S} Rd, Rn, <oprnd2> SUB{cond}{S} Rd, Rn, <oprnd2> SBC{cond}{S} Rd, Rn, <oprnd2> RSB{cond}{S} Rd, Rn, <oprnd2> RSB{cond}{S} Rd, Rn, <oprnd2> RSC{cond}{S} Rd, Rn, <oprnd2> MUL{cond}{S} Rd, Rn, Rs, Rn, UMULL{cond}{S} Rd, Rn, Rs, Rn, UMULL{cond}{S} RdLo, RdHi, Rm, Rs UMLAL{cond}{S} RdLo, RdHi, Rm, Rs UMLAL{cond}{S}, RdLo, RdHi, Rm, Rs CMP{cond}{S}, RdLo, RdHi, Rm, Rs CMP{cond} Rd, <oprnd2> CMN{cond} Rd, <oprnd2> TST{cond} Rn, <oprnd2> TEQ{cond}{S}, Rd, Rn, <oprnd2> EOR{cond}{S}, Rd, Rn, <oprnd2> ORR{cond}{S}, Rd, Rn, <oprnd2> ORR{cond}{S}, Rd, Rn, <oprnd2> BIC{cond}{S}, Rd, Rn, <oprnd2> BIC{cond}{S}, Rd, Rn, <oprnd2> BIC{cond}{S}, Rd, Rn, <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>	N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N Z C N	Rd:= Rn + <oprnd2> Rd:= Rn + <oprnd2> + Carry Rd:= Rn - <oprnd2> + Carry Rd:= Rn - <oprnd2> - NOT(Carry) Rd:= <oprnd2> - Rn Rd:= <oprnd2> - Rn Rd:= <oprnd2> - Rn - NOT(Carry) Rd:= Rm * Rs Rd:= (Rm * Rs) + Rn RdHi:= (Rm*Rs)[63:32] RdLo:= (Rm*Rs)[31:0] RdLo:= (Rm*Rs)+RdLo RdHi:= (Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[31:0] RdHi:= signed(Rm*Rs)[31:0] RdHi:= signed(Rm*Rs)(B3:32) RdLo:= Signed(Rm*Rs)(B3:32) RdLo:= Rn AND <oprnd2> CPSR flags:= Rn - <oprnd2> CPSR flags:= Rn AND <oprnd2> Rd:= Rn AND <oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2></oprnd2>

Operation		Assembler	Action
Branch Branch		B{cond} label BL{cond} label	R15:= address
	with link	BX{cond} Rn	R14:=R15, R15:= address
	and exchange instruction set		R15:=Rn, T bit:= Rn[0]
Load	Word	LDR(cond) Rd, <a_mode1></a_mode1>	Rd:= [address]
	with user-mode privilege	LDR{cond}T Rd, <a_mode2></a_mode2>	-
	Byte	LDR(cond)B Rd, <a_mode1></a_mode1>	Rd:= [byte value from address]
			Loads bits 0 to 7 and sets bits 8-31 to 0
	with user-mode privilege	LDR{cond}BT Rd, <a_mode2></a_mode2>	
	signed	LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd:= [signed byte value from address]
	-		Loads bits 0 to 7 and sets bits 8-31 to bit 7
	Halfword	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd:= [halfword value from address]
			Loads bits 0 to 15 and sets bits 16-31 to 0
	signed	LDR{cond}SH Rd, <a_mode3></a_mode3>	Rd:= [signed halfword value from address]
			Loads bits 0 to 15 and sets bits 16-31 to bit
			15
	Multiple		
	Block data operations		
	Increment Before	LDM{cond}IB Rd{!}, <regs>{^}</regs>	Stack manipulation (pop)
	Increment After	LDM{cond}IA Rd{!}, <regs>{^}</regs>	
	Decrement Before	LDM{cond}DB Rd{!}, <regs>{^}</regs>	
	Decrement After	LDM{cond}DA Rd{!}, <regs>{^}</regs>	
	Stack operations	LDM{cond} <a_mode4>Rd{!},</a_mode4>	
		<registers></registers>	
	and restore CPSR	LDM{cond} <a_mode4> Rd{!},</a_mode4>	
		<registers+pc> LDM{cond}<a_mode4></a_mode4></registers+pc>	
	User registers	Rd, <registers>^</registers>	
Store	Word	STR{cond} Rd, <a_mode1></a_mode1>	[address]:= Rd
	with user-mode privilege	STRT{cond} Rd, <a_mode2></a_mode2>	
	Byte	STRB{cond} Rd, <a_mode1></a_mode1>	[address]:= byte value from Rd
	with user-mode privilege	STRBT(cond) Rd, <a_mode2></a_mode2>	[address], half-ward value fram Dd
	Halfword	STR{cond}H Rd, <a_mode3></a_mode3>	[address]:= halfword value from Rd
	Multiple Block data operations		
	Increment Before	STM{cond}IB Rd{!}, <registers>{^}</registers>	Stack manipulation (push)
	Increment After	STM(cond)IA Rd(!), <registers>(^)</registers>	Stack manipulation (push)
	Decrement Before	STM(cond)IA Rd(!), <registers>(^) STM(cond)DB Rd(!), <registers>(^)</registers></registers>	
	Decrement After	STM(cond)DB Rd(!), <registers>{^}</registers>	
	Stack operations	STM{cond}ca_mode5> Rd{!}, <regs></regs>	
	User registers	STM{cond} <a_mode5> Rd{!}, <regs>^</regs></a_mode5>	
Swap	Word	SWP{cond} Rd, Rm, [Rn]	
Cirap	Byte	SWP{cond}B Rd, Rm, [Rn]	
Software	,	SWI #24_Bit_Value	24-bit immediate value
Interrupt		OTT #2 !_Dit_value	21 St. Illinodiate Value

Field		
Suffix	Sets	
_c	Control field mask bit (bit 3)	
_f	Flags field mask bit (bit 0)	
_\$	Status field mask bit (bit 1)	
X	Extension field mask bit (bit 2)	

Oprnd2			
Immediate value	#32_Bit_Immed		
Logical shift left	Rm LSL #5_Bit _Immed		
Logical shift right	Rm LSR #5_Bit _Immed		
Arithmetic shift right	Rm ASR #5_Bit _Immed		
Rotate right	Rm ROR #5_Bit _Immed		
Register	Rm		
Logical shift left	Rm LSL Rs		
Logical shift right	Rm LSR Rs		
Arithmetic shift right	Rm ASR Rs		
Rotate right	Rm ROR Rs		
Rotate right extended	Rm RRX		

Addressing Mode 1	
Immediate offset	[Rn, #+/-12_Bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm]
	[Rn, +/-Rm, LSR #shift_imm]
	[Rn, +/-Rm, ASR #shift_imm]
	[Rn, +/-Rm, ROR #shift_imm]
	[Rn, +/-Rm, RRX]
Pre-indexed offset	
Immediate	[Rn, #+/-12_Bit_Offset]!
Register	[Rn, +/-Rm]!
Scaled register	[Rn, +/-Rm, LSL #shift_imm]!
	[Rn, +/-Rm, LSR #shift_imm]!
	[Rn, +/-Rm, ASR #shift_imm]!
	[Rn, +/-Rm, ROR #shift_imm]!
	[Rn, +/-Rm, RRX]!
Post-indexed offset	
Immediate	[Rn], #+/-12_Bit_Offset
Register	[Rn], +/-Rm
Scaled register	[Rn], +/-Rm, LSL #shift_imm
	[Rn], +/-Rm, LSR #shift_imm
	[Rn], +/-Rm, ASR #shift_imm
	[Rn], +/-Rm, ROR #shift_imm
	[Rn, +/-Rm, RRX]

Addressing Mode 3 – Signed Byte and Halfword Data				
J	Transfer			
Immediate offset	[Rn, #+/-8_Bit_Offset]			
Pre-indexed	[Rn, #+/-8_Bit_Offset]!			
Post-indexed	[Rn], #+/-8_Bit_Offset			
Register	[Rn, +/-Rm]			
Pre-indexed	[Rn, +/-Rm]!			
Post-indexed	[Rn], +/-Rm			

Condition Field (cond)			
Suffix	Description		
EQ	Equal		
NE	Not Equal		
CS	Unsigned higher or same		
CC	Unsigned lower		
MI	Negative		
PL	Positive or zero		
VS	Overflow		
VC	No overflow		
HI	Unsigned higher		
LS	Unsigned lower or same		
GE	Greater or equal		
LT	Less than		
GT	Greater than		
LE	Less than or equal		
AL	Always		

Addressing Mode 2	Addressing Mode 2				
Immediate offset	[Rn, #+/-12_Bit_Offset]				
Register offset	[Rn, +/-Rm]				
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm]				
	[Rn, +/-Rm, LSR #shift_imm]				
	[Rn, +/-Rm, ASR #shift_imm]				
	[Rn, +/-Rm, ROR #shift_imm]				
	[Rn, +/-Rm, RRX]				
Post-indexed offset					
Immediate	[Rn], #+/-12_Bit_Offset				
Register	[Rn], +/-Rm				
Scaled register	[Rn], +/-Rm, LSL #shift_imm				
	[Rn], +/-Rm, LSR #shift_imm				
	[Rn], +/-Rm, ASR #shift_imm				
	[Rn], +/-Rm, ROR #shift_imm				
	[Rn, +/-Rm, RRX]				

Add	Addressing Mode 4			
Add	Iressing Mode	Stac	k Type	
IA	Increment After	FD	Full Descending	
IB	Increment Before	ED	Empty Descending	
DA	Decrement After	FA	Full Ascending	
DB	Decrement Before	EΑ	Empty Ascending	

Addressing Mode 5			
Add	Iressing Mode	Stack Type	
IA	Increment After	EΑ	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending