

APPENDIX : ARM Assembly Instructions

Key to Tables	
{cond}	Refer to Table Condition Field {cond}
<Oprnd2>	Refer to Table Oprnd2
{field}	Refer to Table Field
S	Sets condition codes (optional)
B	Byte operation (optional)
H	Halfword operation (optional)
T	Forces address translation. Cannot be used with pre-indexed addresses
<a_mode1>	Refer to Table Addressing Mode 1
<a_mode2>	Refer to Table Addressing Mode 2
<a_mode3>	Refer to Table Addressing Mode 3
<a_mode4>	Refer to Table Addressing Mode 4
<a_mode5>	Refer to Table Addressing Mode 5
<a_mode6>	Refer to Table Addressing Mode 6
#32_Bit_Immed	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits

Operation		Assembler	S updates	Action
Move	Move NOT SPSR to register CPSR to register register to SPSR register to CPSR immediate to SPSR flags immediate to CPSR flags	MOV{cond}{S} Rd, <Oprnd2> MVN{cond}{S} Rd, <Oprnd2> MRS{cond} Rd, SPSR MRS{cond} Rd, CPSR MSR{cond} SPSR{field}, Rm MSR{cond} CPSR{field}, Rm MSR{cond} SPSR_f, 32_Bit_Immed MSR{cond} CPSR_f, 32_Bit_Immed	N Z V N Z V	Rd:= <Oprnd2> Rd:= 0xFFFFFFFF EOR <Oprnd2> Rd:= SPSR Rd:= CPSR SPSR:= Rm CPSR:= Rm SPSR:= #32_Bit_Immed CPSR:= #32_Bit_Immed
ALU	Arithmetic Add with carry Subtract with carry reverse subtract reverse subtract with carry Multiply accumulate unsigned long unsigned accumulate long signed long signed accumulate long Compare negative Logical Test Test equivalence AND EOR ORR Bit Clear Shift/Rotate	ADD{cond}{S} Rd, Rn, <Oprnd2> ADC{cond}{S} Rd, Rn, <Oprnd2> SUB{cond}{S} Rd, Rn, <Oprnd2> SBC{cond}{S} Rd, Rn, <Oprnd2> RSB{cond}{S} Rd, Rn, <Oprnd2> RSC{cond}{S} Rd, Rn, <Oprnd2> MUL{cond}{S} Rd, Rm, Rs MLA{cond}{S} Rd, Rm, Rs, Rn, UMULL{cond}{S} RdLo, RdHi, Rm, Rs UMLAL{cond}{S} RdLo, RdHi, Rm, Rs SMULL{cond}{S} RdLo, RdHi, Rm, Rs SMLAL{cond}{S} RdLo, RdHi, Rm, Rs CMP{cond} Rd, <Oprnd2> CMN{cond} Rd, <Oprnd2> TST{cond} Rn, <Oprnd2> TEQ{cond} Rn, <Oprnd2> AND{cond}{S} Rd, Rn, <Oprnd2> EOR{cond}{S} Rd, Rn, <Oprnd2> ORR{cond}{S} Rd, Rn, <Oprnd2> BIC{cond}{S} Rd, Rn, <Oprnd2>	N Z C V N Z C V N Z C V N Z C V N Z C V N Z C V N Z N Z N Z N Z N Z N Z C V N Z C V N Z C N Z C N Z C N Z C N Z C N Z C	Rd:= Rn + <Oprnd2> Rd:= Rn + <Oprnd2> + Carry Rd:= Rn - <Oprnd2> Rd:= Rn - <Oprnd2> - NOT(Carry) Rd:= <Oprnd2> - Rn Rd:= <Oprnd2> - Rn - NOT(Carry) Rd:= Rm * Rs Rd:= (Rm * Rs) + Rn RdHi:= (Rm*Rs)[63:32] RdLo:= (Rm*Rs)[31:0] RdLo:=(Rm*Rs)+RdLo RdHi:=(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) RdHi:= signed(Rm*Rs)[63:32] RdLo:= signed(Rm*Rs)[31:0] RdHi:=signed(Rm*Rs)+RdHi+ CarryFrom((Rm*Rs)[31:0]+RdLo)) CPSR flags:= Rn - <Oprnd2> CPSR flags:= Rn + <Oprnd2> CPSR flags:= Rn AND <Oprnd2> CPSR flags:= Rn EOR <Oprnd2> Rd:= Rn AND <Oprnd2> Rd:= Rn EOR <Oprnd2> Rd:= Rn OR <Oprnd2> Rd:= Rn AND NOT <Oprnd2> See Table Oprnd2

Operation		Assembler	Action
Branch	Branch with link and exchange instruction set	B{cond} label BL{cond} label BX{cond} Rn	R15:= address R14:=R15, R15:= address R15:=Rn, T bit:= Rn[0]
Load	Word with user-mode privilege Byte with user-mode privilege signed Halfword signed Multiple Block data operations Increment Before Increment After Decrement Before Decrement After Stack operations and restore CPSR User registers	LDR{cond} Rd, <a_mode1> LDR{cond}T Rd, <a_mode2> LDR{cond}B Rd, <a_mode1> LDR{cond}BT Rd, <a_mode2> LDR{cond}SB Rd, <a_mode3> LDR{cond}H Rd, <a_mode3> LDR{cond}SH Rd, <a_mode3> LDM{cond}IB Rd{!}, <regs>{^} LDM{cond}IA Rd{!}, <regs>{^} LDM{cond}DB Rd{!}, <regs>{^} LDM{cond}DA Rd{!}, <regs>{^} LDM{cond}<a_mode4>Rd{!}, <registers> LDM{cond}<a_mode4> Rd{!}, <registers+pc> LDM{cond}<a_mode4> Rd, <registers>^	Rd:= [address] Rd:= [byte value from address] Loads bits 0 to 7 and sets bits 8-31 to 0 Rd:= [signed byte value from address] Loads bits 0 to 7 and sets bits 8-31 to bit 7 Rd:= [halfword value from address] Loads bits 0 to 15 and sets bits 16-31 to 0 Rd:= [signed halfword value from address] Loads bits 0 to 15 and sets bits 16-31 to bit 15 Stack manipulation (pop)
Store	Word with user-mode privilege Byte with user-mode privilege Halfword Multiple Block data operations Increment Before Increment After Decrement Before Decrement After Stack operations User registers	STR{cond} Rd, <a_mode1> STRT{cond} Rd, <a_mode2> STRB{cond} Rd, <a_mode1> STRBT{cond} Rd, <a_mode2> STR{cond}H Rd, <a_mode3> STM{cond}IB Rd{!}, <registers>{^} STM{cond}IA Rd{!}, <registers>{^} STM{cond}DB Rd{!}, <registers>{^} STM{cond}DA Rd{!}, <registers>{^} STM{cond}<a_mode5> Rd{!}, <regs> STM{cond}<a_mode5> Rd{!}, <regs>^	[address]:= Rd [address]:= byte value from Rd [address]:= halfword value from Rd Stack manipulation (push)
Swap	Word Byte	SWP{cond} Rd, Rm, [Rn] SWP{cond}B Rd, Rm, [Rn]	
Software Interrupt		SWI #24_Bit_Value	24-bit immediate value

Field	
Suffix	Sets
_c	Control field mask bit (bit 3)
_f	Flags field mask bit (bit 0)
_s	Status field mask bit (bit 1)
x	Extension field mask bit (bit 2)

Oprnd2	
Immediate value	#32_Bit_Immed
Logical shift left	Rm LSL #5_Bit_Immed
Logical shift right	Rm LSR #5_Bit_Immed
Arithmetic shift right	Rm ASR #5_Bit_Immed
Rotate right	Rm ROR #5_Bit_Immed
Register	Rm
Logical shift left	Rm LSL Rs
Logical shift right	Rm LSR Rs
Arithmetic shift right	Rm ASR Rs
Rotate right	Rm ROR Rs
Rotate right extended	Rm RRX

Addressing Mode 1	
Immediate offset	[Rn, #+/-12_Bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm] [Rn, +/-Rm, LSR #shift_imm] [Rn, +/-Rm, ASR #shift_imm] [Rn, +/-Rm, ROR #shift_imm] [Rn, +/-Rm, RRX]
Pre-indexed offset	
Immediate	[Rn, #+/-12_Bit_Offset]!
Register	[Rn, +/-Rm]!
Scaled register	[Rn, +/-Rm, LSL #shift_imm]! [Rn, +/-Rm, LSR #shift_imm]! [Rn, +/-Rm, ASR #shift_imm]! [Rn, +/-Rm, ROR #shift_imm]! [Rn, +/-Rm, RRX]!
Post-indexed offset	
Immediate	[Rn], #+/-12_Bit_Offset
Register	[Rn], +/-Rm
Scaled register	[Rn], +/-Rm, LSL #shift_imm [Rn], +/-Rm, LSR #shift_imm [Rn], +/-Rm, ASR #shift_imm [Rn], +/-Rm, ROR #shift_imm [Rn], +/-Rm, RRX]

Condition Field {cond}	
Suffix	Description
EQ	Equal
NE	Not Equal
CS	Unsigned higher or same
CC	Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Greater or equal
LT	Less than
GT	Greater than
LE	Less than or equal
AL	Always

Addressing Mode 2	
Immediate offset	[Rn, #+/-12_Bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm] [Rn, +/-Rm, LSR #shift_imm] [Rn, +/-Rm, ASR #shift_imm] [Rn, +/-Rm, ROR #shift_imm] [Rn, +/-Rm, RRX]
Post-indexed offset	
Immediate	[Rn], #+/-12_Bit_Offset
Register	[Rn], +/-Rm
Scaled register	[Rn], +/-Rm, LSL #shift_imm [Rn], +/-Rm, LSR #shift_imm [Rn], +/-Rm, ASR #shift_imm [Rn], +/-Rm, ROR #shift_imm [Rn], +/-Rm, RRX]

Addressing Mode 4	
Addressing Mode	Stack Type
IA Increment After	FD Full Descending
IB Increment Before	ED Empty Descending
DA Decrement After	FA Full Ascending
DB Decrement Before	EA Empty Ascending

Addressing Mode 3 – Signed Byte and Halfword Data Transfer	
Immediate offset	[Rn, #+/-8_Bit_Offset]
Pre-indexed	[Rn, #+/-8_Bit_Offset]!
Post-indexed	[Rn], #+/-8_Bit_Offset
Register	[Rn, +/-Rm]
Pre-indexed	[Rn, +/-Rm]!
Post-indexed	[Rn], +/-Rm

Addressing Mode 5	
Addressing Mode	Stack Type
IA Increment After	EA Empty Ascending
IB Increment Before	FA Full Ascending
DA Decrement After	ED Empty Descending
DB Decrement Before	FD Full Descending

END OF PAPER